參數(shù)資料
型號: ISL6150CB-T
廠商: INTERSIL CORP
元件分類: 電源管理
英文描述: Octal D-Type Transparent Latches With 3-State Outputs 20-SSOP -40 to 85
中文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
封裝: MS-012-AA, PLASTIC, SOIC-8
文件頁數(shù): 9/18頁
文件大?。?/td> 511K
代理商: ISL6150CB-T
9
The three resistors (R4, R5, R6) is the recommended
approach for most cases. But if acceptable values can’t be
found, then consider 2 separate resistor dividers (one for
each pin; both from VDD to VEE). This also allows the user
to adjust or trim either trip point independently.
Note that the top of the resistor dividers is shown in Figure
29 as GND (Short pin). In a system where cards are plugged
into a backplane (or any other case where pins are plugged
into an edge connector) the user may want to take
advantage of the order in which pins make contact. Typically,
pins on either end of the card make contact first (although
you may not know which end is first). If you combine that
with designating a pin near the center as the short pin GND,
and make it shorter than the rest, then it should be the last
pin to make contact.
The advantage of doing this: the VDD and VEE pin
connections are made first. The IC is powered up, but since
the top of the resistor divider is still open, both the UV and
OV pins are pulled low to VEE, which will keep the gate off.
This allows the IC time to get initialized, and also allows the
power supply to charge up any input capacitance. By the
time the resistor divider makes contact, the power supply
voltage on the card is presumably stabilized, and the IC
ready to respond; when the UV pin reaches the proper
voltage, the IC will turn on the GATE of the FET, and starts
the controlled inrush current charging.
Note that this is not a requirement; if the IC gets powered at
the same time as the rest of the board, it should be able to
properly control the inrush current. But if finer control is
needed, there are many variables involved to consider: the
number of pins in the connector; the lengths of the pins; the
amount of mechanical play in the pin-to-connector interface;
the amount of extra time versus the shorter pin length; the
amount of input capacitance versus the ability of the power
supply to charge it; the manufacturing cost adder (if any) of
different length pins; etc.
Applications: PWRGD/PWRGD
The PWRGD/PWRGD outputs are typically used to directly
enable a power module, such as a DC/DC converter. The
PWRGD (ISL6140) is used for modules with active low
enable (L version); PWRGD (ISL6150) for those with active
high enable (H version). The modules usually have a pull-up
device built-in, as well as an internal clamp. If not, an
external pull-up resistor may be needed, since the output is
open drain. If the pin is not used, it can be left open.
For both versions, the PG comparator compares the DRAIN
pin to VEE (connected to the source of the FET); if the
voltage drop exceeds VPG (1.7V nominal), that implies the
drop across the FET is too high, and the PWRGD pin should
go in-active (power-NO-GOOD).
ISL6140
(L version; Figure 6): Under normal conditions
(DRAIN < VPG), the Q2 DMOS will turn on, pulling PWRGD
low, enabling the module.
When the DRAIN is too high, the Q2 DMOS will shut off
(high impedance), and the pin will be pulled high by the
external module (or an optional pull-up resistor or
equivalent), disabling the module. If a pull-up resistor is
used, it can be connected to any supply voltage that doesn’t
exceed the IC pin maximum ratings on the high end, but is
high enough to give acceptable logic levels to whatever
signal it is driving. An external clamp may be used to limit the
range.
The PWRGD can also drive an opto-coupler (such as a
4N25), as shown in Figure 7 or LED (Figure 8). In both
cases, they are on (active) when power is good. Resistors
R12 or R13 are chosen, based on the supply voltage, and
the amount of current needed by the loads.
+
-
+
VEE
VPG (1.7V)
PWRGD
DRAIN
VDD
+
VIN+
VIN-
ON/OFF
VOUT+
VOUT-
CL
Q2
ACTIVE LOW
ENABLE
MODULE
(SECTION OF) ISL6140
(L VERSION)
FIGURE 6. ACTIVE LOW ENABLE MODULE
OPTO
PWRGD
+
-
+
VEE
VPG
(1.7V)
PWRGD
DRAIN
VDD
Q2
(SECTION OF) ISL6140
(L VERSION)
FIGURE 7. ACTIVE LOW ENABLE OPTO-ISOLATOR
R12
LED (GREEN)
R13
+
-
+
VEE
VPG
(1.7V)
PWRGD
DRAIN
VDD
Q2
(SECTION OF) ISL6140
(L VERSION)
FIGURE 8. ACTIVE LOW ENABLE WITH LED
ISL6140, ISL6150
相關PDF資料
PDF描述
ISL6150CBZ Octal D-Type Transparent Latches With 3-State Outputs 20-SOIC -40 to 85
ISL6140IBZ Negative Voltage Hot Plug Controller
ISL6140IB-T Negative Voltage Hot Plug Controller
ISL6150IB-T Negative Voltage Hot Plug Controller
ISL6140CBZ-T Negative Voltage Hot Plug Controller
相關代理商/技術參數(shù)
參數(shù)描述
ISL6150CBZ 功能描述:IC CONTROLLER HOT PLUG 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:管件
ISL6150CBZ-T 功能描述:IC CTRLR HOT PLUG NEG VOLT 8SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:管件
ISL6150IB 功能描述:IC CTRLR HOT PLUG NEG VOLT 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:管件
ISL6150IB-T 功能描述:IC CTRLR HOT PLUG NEG VOLT 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:管件
ISL6150IBZ 功能描述:IC CTRLR HOT PLUG NEG VOLT 8SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP(3x3) 包裝:管件