- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383140 > ISL6125 (Intersil Corporation) Power Sequencing Controllers PDF資料下載
參數(shù)資料
| 型號： | ISL6125 |
| 廠商： | Intersil Corporation |
| 英文描述： | Power Sequencing Controllers |
| 中文描述： | 電源順序控制器 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大小： | 422K |
| 代理商： | ISL6125 |
6
cost and size implementation as the external delay caps are not
used. Since the delay caps are not used this IC can not delay
the start of subsequent GATEs thus necessary stabilization or
system house keeping need to be considered.
The
ISL6128
is a four channel device that groups the four
channels into two groups of two channels each, as A, B and
C, D. Each group having its own ENABLE# and RESET# I/IO
pins. This requires all four UVLO and both ENABLE#s to be
satisfied for sequencing to start. The A, B group will first turn on
10ms after the second ENABLE# is pulled low with A then B
turning on followed by C then D. Once the preceding GATE =
VQP the next DLY_ON pin starts to charge its capacitor thus
turning on all four GATEs. Approximately 160ms after D GATE
= VQP the RESET# output is released to go high. Once any
UVLO is unsatisfied, only the related group’s RESET# and two
GATEs are pulled low. The related EN input has to be cycled
for the faulted group to be turned-on again. Normal shutdown is
invoked by either signaling both ENABLE# inputs high which
will cause all the two related GATEs to shutdown in reverse
order from turn-on. DLY_X caps adjust the delay between
GATES during turn on and off but not the order.
During bias up the RESET# output is guaranteed to be in
the correct state with V
DD
lower than 1V.
The SYSRST# pin is a true I/O connection having both
functions. As an input, if it is pulled low all GATEs will
unconditionally shut off and RESET# pulls low, see Figure
6. This input can be used as a no wait enabling input, if all
inputs (ENABLE & UVLO) are satisfied it does not wait
through the ~10ms enable delay to initiate DLY_ON cap
charging. It is also useful when multiple sequencers are
implemented in a design needing simultaneous shutdown
(kill switch) across all sequencers. As an output, after the
on sequence is completed it will pull low after any UVLO is
unsatisfied longer than T
FIL
and pull all other SYSRST#
inputs low on common connection thus unconditionally
shutting down all outputs across multiple sequencers.
Except ISL6128 after a fault, restart of the turn on
sequence is automatic once all requirements are met. This
allows for no interaction between the sequencer and a
controller IC if desired. The ENABLE & RESET# I/O do
allow for a higher level of feedback and control if desired.
The ISL6128 requires that the related ENABLE# be cycled
for restart of its associated group GATEs.
If no capacitors are connected between DLY_ON or
DLY_OFF pins and ground then all such related GATEs
start to turn on immediately after the 10ms (T
UVLOdel
)
ENABLE stabilization time out has expired and the GATEs
start to immediately turn off when ENABLE is asserted.
If some of the rails are to be sequenced together, in order to
eliminate the effect of capacitor variance on the timing and to
reduce cost, a common capacitor can be connected to two
or more DLY_ON or DLY_OFF pins. In this case multiply the
capacitor value by the number of common DLY_X pins to
retain the desired timing.
Table 1 illustrates the nominal time delay from the start of
charging to the 1.27V reference for various capacitor
values on the DLY_X pins. This table does not include the
10ms of enable lock out delay during a start up sequence
but represents the time from the end of the enable lock out
delay to the start of GATE transition. There is no enable
lock out delay for a sequence off, so this table illustrates
the delay to GATE transition from a disable signal.
Figure 2 illustrates the turn-on and Figure 3 the nominal turnoff
timing diagram of the
ISL6123
and
ISL6124
product.
The
ISL6125
is similar except the open drains instead of GATE
pins are pulled up to V
DD
.
Note the delay and flexible sequencing possibilities.
TABLE 1.
NOMINAL DELAY TO SEQUENCING THRESHOLD
DLY PIN CAPACITANCE
TIME (s)
Open
0.00006
100pF
0.00013
1000pF
0.0013
0.01
μ
F
0.013
0.1
μ
F
0.13
1
μ
F
1.3
10
μ
F
13
NOTE: Nom. T
DEL_SEQ
= Cap (
μ
F) * 1.3M
.
ISL6123, ISL6124, ISL6125, ISL6126, ISL6127, ISL6128
相關PDF資料 |
PDF描述 |
|---|---|
| ISL6126 | Power Sequencing Controllers |
| ISL6127 | Power Sequencing Controllers |
| ISL6128 | Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs 20-SOIC -40 to 85 |
| ISL6131IR-T | Multiple Voltage Supervisory ICs |
| ISL6131 | Multiple Voltage Supervisory ICs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6125 WAF | 制造商:Intersil Corporation 功能描述: |
| ISL6125EVAL1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Power Sequencing Controllers |
| ISL6125EVAL1Z | 功能描述:EVALUATION BOARD FOR ISL6125 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ISL6125IR | 功能描述:IC SEQUENCER POWER 4-CH 24-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器，監(jiān)視器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 應用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（5x5） 包裝:帶卷 (TR) |
| ISL6125IRS2604 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。