參數(shù)資料
型號(hào): ISL6123
廠商: Intersil Corporation
英文描述: Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85
中文描述: 電源順序控制器
文件頁數(shù): 14/16頁
文件大小: 422K
代理商: ISL6123
14
prevent the turn-on sequence from completing if there is one
unsatisfied UVLO input in a group. Using this configuration
involves waiting through the T
UVLOdel
and T
RSTdel
(total of
~160ms) for each sequencer IC in the chain for the final
RESET# to release. Once ENABLE on the first sequencer is
deasserted all the RESET# outputs will quickly pull low and
thus allow the sequenced turn-off of this configuration to
ripple through several banks as quickly as the user
programmed sequence as chosen by the DLY_OFF
capacitors allow. Once again with common bussed
SYSRTS# pins, simultaneous shut down of all GATEs and
LOGIC down upon an unsatisfied UVLO input is assured
once all FETs or LOGIC output are on.
Voltage Tracking
In some applications the various voltages may have to track
each other as they ramp up & down whereas others may just
need sequencing. In these cases tracking can be
accomplished and has been demonstrated over a wide
range of load current (1A to 10A) and load capacitance
(10μF to 3300μF) with the ISL612X family. Figures 20 and
21 illustrate output voltage ramping tracking performance,
note that differences are less than 0.5V. With the relevant
GATE pins tied together in a star pattern, so that the
resistance between any two GATE pins is equivalent (1K to
10K) results in a sharing of the GATE ramping voltage and
with the same or similar enough FETs this behavior is
observed.
It is suggested that this circuit implementation be prototyped
and evaluated for the particular expected loads prior to
committing to manufacturing build.
Negative Voltage Sequencing
They ISL612X family can use the charged pump GATE
output to drive FETs that would control and sequence
negative voltages down to a nominal -5V with minimal
additional external circuitry. Figure 22 shows turn-on of 5V
bipolar supplies together then the +2.5V and turn-off of both
positive supplies being turned off together after the -5V.
Figure 23 shows the minimal additional external circuitry to
accomplish this. The 5V zener or schottky diode is used to
level shift the GATE drive down 5V to prevent premature
turn-on when GATE = 0V. Once GATE drive voltage > Vz
then FET Vgs > 5V ensuring full turn-on once GATE gets to
VDD+5.3V. Turn-on and turn-off ramp rate can be adjusted
with FET gate series resistor value. Sequencing of the -V rail
is accomplished as normal via the DLY_X capacitor value
although adjustments in prototyping should be factored in to
fine tune for actual circuit requirements.
FIGURE 19. MULTIPLE ISL612X SERIAL CONFIGURATION
ISL6125
# N+1
ENABLE#
ISL6124
# N
UVLO
ENABLE#
UVLO
G
A
T
E
L
O
G
I
C
POWER
SUPPLY
SYSRST#
SYSRST#
RESET#
RESET#
RESET#
OE
LOW= RESET
ENABLE
RESET#
FIGURE 20. OUTPUT VOLTAGE ON LOW TO HIGH TRACKING
FIGURE 21. OUTPUT VOLTAGE HIGH TO LOW TRACKING
ISL6123, ISL6124, ISL6125, ISL6126, ISL6127, ISL6128
相關(guān)PDF資料
PDF描述
ISL6124 Power Sequencing Controllers
ISL6125 Power Sequencing Controllers
ISL6126 Power Sequencing Controllers
ISL6127 Power Sequencing Controllers
ISL6128 Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs 20-SOIC -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL6123_07 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Power Sequencing Controllers
ISL6123_11 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Power Sequencing Controllers
ISL6123IR 功能描述:IC POWER SUPPLY SEQUENCER 24QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
ISL6123IR-T 功能描述:IC CTRLR PWR SEQUENCE 4CH 24-QFN RoHS:否 類別:集成電路 (IC) >> PMIC - 電源控制器,監(jiān)視器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 應(yīng)用:多相控制器 輸入電壓:- 電源電壓:9 V ~ 14 V 電流 - 電源:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP(5x5) 包裝:帶卷 (TR)
ISL6123IRZA 功能描述:監(jiān)控電路 W/ANNEAL LV 4-CH PWR SEQUENCE-ENABLEHI RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel