參數(shù)資料
型號: ISL5961IB
廠商: INTERSIL CORP
元件分類: DAC
英文描述: CONNECTOR ACCESSORY
中文描述: PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 14-BIT DAC, PDSO28
封裝: PLASTIC, MS-013AE, SOIC-28
文件頁數(shù): 10/13頁
文件大?。?/td> 899K
代理商: ISL5961IB
10
Power Supply
Separate digital and analog power supplies are
recommended. The allowable supply range is +2.7V to
+3.6V. The recommended supply range is +3.0 to 3.6V
(nominally +3.3V) to maintain optimum SFDR. However,
operation down to +2.7V is possible with some degradation
in SFDR. Reducing the analog output current can help the
SFDR at +2.7V. The SFDR values stated in the table of
specifications were obtained with a +3.3V supply.
Ground Planes
Separate digital and analog ground planes should be used.
All of the digital functions of the device and their
corresponding components should be located over the
digital ground plane and terminated to the digital ground
plane. The same is true for the analog components and the
analog ground plane.
Noise Reduction
To minimize power supply noise, 0.1
μ
F capacitors should be
placed as close as possible to the converter’s power supply
pins, AV
DD
and DV
DD
. Also, the layout should be designed
using separate digital and analog ground planes and these
capacitors should be terminated to the digital ground for
DV
DD
and to the analog ground for AV
DD
. Additional filtering
of the power supplies on the board is recommended.
Voltage Reference
The internal voltage reference of the device has a nominal
value of +1.23V with a
±
40ppm/
o
C drift coefficient over the
full temperature range of the converter. It is recommended
that a 0.1
μ
F capacitor be placed as close as possible to the
REFIO pin, connected to the analog ground. The REFLO pin
(16) selects the reference. The internal reference can be
selected if pin 16 is tied low (ground). If an external
reference is desired, then pin 16 should be tied high (the
analog supply voltage) and the external reference driven into
REFIO, pin 17. The full scale output current of the converter
is a function of the voltage reference used and the value of
R
SET
. I
OUT
should be within the 2mA to 20mA range,
though operation below 2mA is possible, with performance
degradation.
If the internal reference is used, V
FSADJ
will equal
approximately 1.2V (pin 18). If an external reference is used,
V
FSADJ
will equal the external reference. The calculation for
I
OUT
(Full Scale) is:
I
OUT
(Full Scale) = (V
FSADJ
/R
SET)
X 32.
If the full scale output current is set to 20mA by using the
internal voltage reference (1.2V) and a 1.91k
R
SET
resistor, then the input coding to output current will resemble
the following:
Analog Output
IOUTA and IOUTB are complementary current outputs. The
sum of the two currents is always equal to the full scale
output current minus one LSB. If single ended use is
desired, a load resistor can be used to convert the output
current to a voltage. It is recommended that the unused
output be either grounded or equally terminated. The voltage
developed at the output must not violate the output voltage
compliance range of -1.0V to 1.25V. R
OUT
(the impedance
loading each current output) should be chosen so that the
desired output voltage is produced in conjunction with the
output full scale current. If a known line impedance is to be
driven, then the output load resistor should be chosen to
match this impedance. The output voltage equation is:
V
OUT
= I
OUT
X R
OUT
.
The most effective method for reducing the power
consumption is to reduce the analog output current, which
dominates the supply current. The maximum recommended
output current is 20mA.
Differential Output
IOUTA and IOUTB can be used in a differential-to-single-
ended arrangement to achieve better harmonic rejection.
With R
DIFF
= 50
and R
LOAD
=50
, the circuit in Figure 13
will provide a 500mV (-2.5dBm) signal at the output of the
transformer if the full scale output current of the DAC is set
to 20mA (used for the electrical specifications table). Values
of R
DIFF
= 100
and R
LOAD
=50
were used for the typical
performance curves to increase the output power and the
dynamic range. The center tap in Figure 13 must be
grounded.
In the circuit in Figure 14, the user is left with the option to
ground or float the center tap. The DC voltage that will exist
at either IOUTA or IOUTB if the center tap is floating is
IOUT
DC
x (R
A
//R
B
) V because R
DIFF
is DC shorted by the
transformer. If the center tap is grounded, the DC voltage is
0V. Recommended values for the circuit in Figure 14 are
R
A
=R
B
=50
, R
DIFF
=100
, assuming R
LOAD
=50
. The
performance of Figure 13 and Figure 14 is basically the
same, however leaving the center tap of Figure 14 floating
allows the circuit to find a more balanced virtual ground,
theoretically improving the even order harmonic rejection,
but likely reducing the signal swing available due to the
output voltage compliance range limitations.
TABLE 1. INPUT CODING vs OUTPUT CURRENT WITH
INTERNAL REFERENCE AND RSET=1.91K
INPUT CODE (D13-D0)
IOUTA (mA)
IOUTB (mA)
1111 11111 11111
20
0
1000 00000 00000
10
10
0000 00000 00000
0
20
ISL5961
相關(guān)PDF資料
PDF描述
ISL59612IA 14-Bit, +3.3V, 130/210MSPS, CommLinkTM High Speed D/A Converter
ISL59612IB 14-Bit, +3.3V, 130/210MSPS, CommLinkTM High Speed D/A Converter
ISL59830IAZ-T13 True Single Supply Video Driver
ISL59830IA-T13 True Single Supply Video Driver
ISL59830IA True Single Supply Video Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL5961IBZ 功能描述:CONV D/A 14-BIT 3.3V 28-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
ISL59830 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:True Single Supply Video Driver
ISL59830_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:True Single Supply Video Driver
ISL59830A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:True Single Supply Video Driver With Power Down
ISL59830AIAZ 功能描述:IC VIDEO DRIVER TRUE SGL 16-QSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 應用:TFT-LCD 面板:VCOM 驅(qū)動器 輸出類型:滿擺幅 電路數(shù):1 -3db帶寬:35MHz 轉(zhuǎn)換速率:40 V/µs 電流 - 電源:3.7mA 電流 - 輸出 / 通道:1.3A 電壓 - 電源,單路/雙路(±):9 V ~ 20 V,±4.5 V ~ 10 V 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬)裸露焊盤 供應商設(shè)備封裝:8-uMax-EP 包裝:管件