- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9381 > ISL12008IB8Z-T (Intersil)IC RTC I2C LO-POWER 8-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL12008IB8Z-T |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 19/19頁(yè) |
| 文件大小： | 0K |
| 描述： | IC RTC I2C LO-POWER 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，閏年 |
| 時(shí)間格式： | HH:MM:SS:hh（24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)
9
FN6690.1
September 26, 2008
Also provided is the ability to adjust the crystal capacitance
when the ISL12008 switches from VDD to battery backup
Register Descriptions
The battery-backed registers are accessible following a
slave byte of “1101000x” and reads or writes to addresses
[00h:1Fh]. The defined addresses and default values are
described in Table 1. Address 12h to 1Eh are not used.
Reads or writes to 12h to 1Eh will not affect operation of the
device but should be avoided.
REGISTER ACCESS
The contents of address 00h to 07h can be modified by
performing a byte or a page write operation directly to any
register address. In a page write operation to address 00h to
07h, the address will wrap around from 07h to 00h. All the
other registers (Address 08h to 11h and 1Fh) can be
modified by performing a byte write operation.
The registers are divided into 3 sections. These are:
1. Real Time Clock (8 bytes): Address 00h to 06h, and 1Fh.
Address 1Fh is Sub-Second register and it is a read-only.
2. Control and Status (4 bytes): Address 07h to 0Bh.
3. Alarm (6 bytes): Address 0Ch to 11h.
There are no addresses above 1Fh.
Address 12h to 1Eh are not used. Reads or writes to 12h to
1Eh will not affect operation of the device but should be
avoided.
A register can be read by performing a random read at any
address at any time. This returns the contents of that register
location. Additional registers are read by performing a
sequential read. For the RTC and Alarm registers, the read
operation latches all clock registers into a buffer, so an
update of the clock does not change the time being read. A
sequential read will not result in the output of data from the
memory array. At the end of a read, the master supplies a
stop condition to end the operation and free the bus. After a
read, the address remains at the previous address +1 so the
user can execute a current address read and continue
reading the next register. In a sequential read, the address
will warp around at address 07h to 00h; therefore, please
use byte read operation to read the registers after
address 07h.
ISL12008
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL1208IB8Z-TKR5291 | IC RTC LP BATT BACKED SRAM 8SOIC |
| AD5258BRMZ50 | IC POT DGTL I2C 50K 64P 10MSOP |
| ISL12058IRTZ | IC RTC/CALENDAR I2C-BUS 8-TDFN |
| VI-J10-MZ | CONVERTER MOD DC/DC 5V 25W |
| ISL12058IRUZ-T | IC RTC/CALENDAR I2C-BUS 8-UTDFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL12020 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with VDD Battery Backed SRAM and Embedded Temp Compensation 【5ppm with Auto Day Light Saving |
| ISL12020CBZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| ISL12020IBZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with VDD Battery Backed SRAM and Embedded Temp Compensation 【5ppm with Auto Day Light Saving |
| ISL12020M | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation and Auto Daylight Saving |
| ISL12020M_11 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High-Accuracy RTC Modules, Feature-Rich RTCs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。