- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383110 > IP82C89 (HARRIS SEMICONDUCTOR) CMOS Bus Arbiter PDF資料下載
參數(shù)資料
| 型號： | IP82C89 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 外設及接口 |
| 英文描述： | CMOS Bus Arbiter |
| 中文描述： | 8 MHz, BUS ARBITER AND CONT SIG GEN, PDIP20 |
| 文件頁數(shù)： | 2/15頁 |
| 文件大?。?/td> | 123K |
| 代理商： | IP82C89 |
4-344
Functional Diagram
Pin Description
PIN
SYMBOL
NUMBER
TYPE
DESCRIPTION
V
CC
20
V
CC
: The +5V Power supply pin. A 0.1
μ
F capacitor between pins 10 and 20 is recommended for
decoupling.
GND
10
GROUND.
S0, S1, S2
1, 18-19
I
STATUS INPUT PINS: The status input pins from an 80C86, 80C88 or 8089 processor. The
82C89 decodes these pins to initiate bus request and surrender actions. (See Table 1).
CLK
17
I
CLOCK: From the 82C84A or 82C85 clock chip and serves to establish when bus arbiter actions
are initiated.
LOCK
16
I
LOCK: A processor generated signal which when activated (low) prevents the arbiter from surren-
dering the multi-master system bus to any other bus arbiter, regardless of its priority.
CRQLCK
15
I
COMMON REQUEST LOCK: An active low signal which prevents the arbiter from surrendering the
multi-master system bus to any other bus arbiter requesting the bus through the CBRQ input pin.
RESB
4
I
RESIDENT BUS: A strapping option to configure the arbiter to operate in systems having both a
multi-master system bus and a Resident Bus. Strapped high, the multi-master system bus is re-
quested or surrendered as a function of the SYSB/RESB input pin. Strapped low, the SYSB/RESB
input is ignored.
ANYRQST
14
I
ANY REQUEST: A strapping option which permits the multi-master system bus to be surrendered
to a lower priority arbiter as if it were an arbiter of higher priority (i.e., when a lower priority arbiter
requests the use of the multi-master system bus, the bus is surrendered as soon as it is possible).
When ANYRQST is strapped low, the bus is surrendered according to Table A in Design Informa-
tion. If ANYRQST is strapped high and CBRQ is activated, the bus is surrendered at the end of
the present bus cycle. Strapping CBRQ low and ANYRQST high forces the 82C89 arbiter to sur-
render the multi-master system bus after each transfer cycle. Note that when surrender occurs
BREQ is driven false (high).
CONTROL
ARBITRATION
MULTIBUS
INTERFACE
LOCAL
BUS
INTERFACE
+5V
GND
CONTROL/
STRAPPING
OPTIONS
80C86/
80C88
STATUS
COMMAND
SIGNALS
MULTIBUS
TM
SYSTEM
SIGNALS
MULTIBUS
TM
IS AN INTEL CORP. TRADEMARK
BPRN
BPRO
BUSY
CBRQ
SYSB/
RESB
INIT
BCLK
BREQ
AEN
CLK
RESB
ANYRQST
LOCK
S1
S0
IOB
CRQLCK
S2
STATUS
DECODER
82C89
相關PDF資料 |
PDF描述 |
|---|---|
| IPA60R125CP | CoolMOS Power Transistor |
| IPA60R165CP | CoolMOS Power Transistor |
| IPA60R199CP | CoolMOS Power Transistor |
| IPA60R299CP | CoolMOS Power Transistor |
| IPA60R385CP | CoolMOS Power Transistor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IP8327A-4 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Multimode DMA Controller |
| IP8327A-4B | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Multimode DMA Controller |
| IP8327A-5 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Multimode DMA Controller |
| IP8327A-5B | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Multimode DMA Controller |
| IP83C151C-12 | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。