- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383110 > IP82C59A-12 (HARRIS SEMICONDUCTOR) CMOS Priority Interrupt Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | IP82C59A-12 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類(lèi)： | 中斷控制器 |
| 英文描述： | CMOS Priority Interrupt Controller |
| 中文描述： | 80C86; 80C88; 80C286; 8080; 8085; 8086; 8088; 80286; NSC800 COMPATIBLE, INTERRUPT CONTROLLER, PDIP28 |
| 文件頁(yè)數(shù)： | 16/20頁(yè) |
| 文件大?。?/td> | 152K |
| 代理商： | IP82C59A-12 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
4-16
AC Electrical Specifications
V
CC
= +5.0V
±
10%, GND = 0V, T
A
= 0
o
C to +70
o
C (C82C59A), T
A
-40
o
C to +85
o
C (l82C59A),
T
A
= -55
o
C to +125
o
C (M82C59A)
SYMBOL
PARAMETER
82C59A-5
82C59A
82C59A-12
UNITS
TEST
CONDITIONS
MIN
MAX
MIN
MAX
MIN
MAX
TIMING REQUIREMENTS
(1) TAHRL
A0/CS Setup to RD/INTA
10
-
10
-
5
-
ns
(2) TRHAX
A0/CS Hold after RD/INTA
5
-
5
-
0
-
ns
(3) TRLRH
RD/lNTA Pulse Width
235
-
160
-
60
-
ns
(4) TAHWL
A0/CS Setup to WR
0
-
0
-
0
-
ns
(5) TWHAX
A0/CS Hold after WR
5
-
5
-
0
-
ns
(6) TWLWH
WR Pulse Width
165
-
95
-
60
-
ns
(7) TDVWH
Data Setup to WR
240
-
160
-
70
-
ns
(8) TWHDX
Data Hold after WR
5
-
5
-
0
-
ns
(9) TJLJH
Interrupt Request Width Low
100
-
100
-
40
-
ns
(10) TCVlAL
Cascade Setup to Second or Third INTA
(Slave Only)
55
-
40
-
30
-
ns
(11) TRHRL
End of RD to next RD, End of INTA (within
an INTA sequence only)
160
-
160
-
90
-
ns
(12) TWHWL
End of WR to next WR
190
-
190
-
60
-
ns
(13) TCHCL
(Note 1)
End of Command to next command (not
same command type), End of INTA
sequence to next INTA sequence
500
-
400
-
90
-
ns
TIMING RESPONSES
(14) TRLDV
Data Valid from RD/INTA
-
160
-
120
-
40
ns
1
(15) TRHDZ
Data Float after RD/INTA
5
100
5
85
5
22
ns
2
(16) TJHlH
Interrupt Output Delay
-
350
-
300
-
90
ns
1
(17) TlALCV
Cascade Valid from First INTA
(Master Only)
-
565
-
360
-
50
ns
1
(18) TRLEL
Enable Active from RD or INTA
-
125
-
100
-
40
ns
1
(19) TRHEH
Enable Inactive from RD or INTA
-
60
-
50
-
22
ns
1
(20) TAHDV
Data Valid from Stable Address
-
210
-
200
-
60
ns
1
(21) TCVDV
Cascade Valid to Valid Data
-
300
-
200
-
70
ns
1
NOTE:
1. Worst case timing for TCHCL in an actual microprocessor system is typically greater than the values specified for the 82C59A,
(i.e. 8085A = 1.6
μ
s, 8085A -2 = 1
μ
s, 80C86 = 1
μ
s, 80C286 -10 = 131ns, 80C286 -12 = 98ns).
82C59A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IP82C83H | CMOS Octal Latching Inverting Bus Driver |
| IP82C84A | CMOS Clock Generator Driver |
| IP82C86H | CMOS Octal Bus Transceiver |
| IP82C86H-5 | CMOS Octal Bus Transceiver |
| IP82C87H | CMOS Octal Inverting Bus Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IP82C59A-5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| IP82C59AS2064 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| IP82C82 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| IP82C82/+ | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Non-Inverting Buffer/Driver |
| IP82C83H | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。