Figure - 6 State Switch with TIE Control Block Enabled
參數(shù)資料
型號(hào): IDT82V3001APVG8
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 5/28頁(yè)
文件大?。?/td> 0K
描述: IC PLL WAN W/SGL REF INP 56-SSOP
標(biāo)準(zhǔn)包裝: 1,000
類(lèi)型: 時(shí)鐘/頻率發(fā)生器
PLL:
主要目的: WAN
輸入: CMOS,TTL
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:14
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 32.768MHz
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 56-BSSOP(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 56-SSOP
包裝: 帶卷 (TR)
其它名稱: 82V3001APVG8
FUNCTIONAL DESCRIPTION
13
October 15, 2008
IDT82V3001A
WAN PLL WITH SINGLE REFERENCE INPUT
Figure - 6 State Switch with TIE Control Block Enabled
The phase difference in the Storage Circuit can be cleared by
applying a logic low pulse to the TCLR pin. The reset pulse should be at
least 300 ns.
When the IDT82V3001A primarily enters Holdover Mode for short
time periods and then turns back to Normal Mode, the TIE Control
Circuit should not be enabled. This will prevent undesired accumulated
phase change between the input and output.
If the TIE Control Block is disabled manually or automatically during
state switching, the phase of the output signal will align with that of the
new reference. The phase slope limited to 5 ns per 125 s. Figure - 7
shows the phase transient resulting from a state switch with the TIE
Control Block disabled.
Figure - 7 State Switch with TIE Control Block Disabled
Input Clock
Previous Fref
Current Fref
Time = 0.00 s
Time = 0.25 s
Time = 0.50 s
Time = 0.75 s
Time = 1.0 s
Time = 1.25 s
Time = 1.50 s
Time = 1.75 s
Output Clock
Input Clock
Previous Fref
Current Fref
Time = 0.00 s
Time = 0.25 s
Time = 0.50 s
Time = 0.75 s
Time = 1.0 s
Time = 1.25 s
Time = 1.50 s
Time = 1.75 s
Output Clock
相關(guān)PDF資料
PDF描述
IDT82V3010PVG IC PLL WAN 51/E1/OC3 DUAL 56SSOP
IDT82V3011PVG IC PLL WAN T1/E1/OC3 SGL 56-SSOP
IDT82V3012PVG8 IC PLL WAN T1/E1/OC3 DUAL 56SSOP
IDT82V3155PVG IC PLL WAN T1/E1/OC3 DUAL 56SSOP
IDT82V3202NLG IC PLL WAN EBU SGL 68-VFQFPN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82V3002A 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH DUAL REFERENCE INPUTS
IDT82V3002A_08 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH DUAL REFERENCE INPUTS
IDT82V3002A-01PVG 功能描述:IC PLL WAN T1/E1 56SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDT82V3002A-01PVG8 制造商:Integrated Device Technology Inc 功能描述:IC PLL WAN T1/E1 56SSOP
IDT82V3002APV 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL WITH DUAL REFERENCE INPUTS