- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65593 > IDT74LVCR16543APF (INTEGRATED DEVICE TECHNOLOGY INC) LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | IDT74LVCR16543APF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| 封裝： | 0.40 MM PITCH, TVSOP-56 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 137K |
| 代理商： | IDT74LVCR16543APF |
1
EXTENDEDCOMMERCIALTEMPERATURERANGE
IDT74LVCR16543A
3.3V CMOS 16-BIT REGISTERED TRANSCEIVER
OCTOBER 1999
1999
Integrated Device Technology, Inc.
DSC-4601/-
c
IDT74LVCR16543A
ADVANCE
INFORMATION
APPLICATIONS:
5V and 3.3V mixed voltage systems
Data communication and telecommunication systems
DESCRIPTION:
The LVCR16543A 16-bit registered transceiver is built using advanced
dual metal CMOS technology. The LVCR16543A device can be used as
two independent 8-bit transceivers or one 16-bit transceiver. Separate
latch-enable (
LEAB or LEBA) and output-enable (OEAB or OEBA) inputs
are provided for each register to permit independent control in either
direction of data flow. The A-to-B enable (
CEAB) must be low in order to
enter data from A or to output data from B. If
CEAB is low and LEAB is low,
the A-to-B latches are transparent; a subsequent low-to-high transition of
LEAB puts the A latches in the storage mode. With CEAB and OEAB both
low, the 3-state B outputs are active and reflect the data present at the output
of the A latches. Data flow from B to A is similar, but requires using the
CEBA,
LEBA, andOEBA inputs. To ensure the high-impedance state during power
up or power down,
OE should be tied to Vcc through a pullup resistor; the
minimum value of the resistor is determined by the current sinking capability
of the driver.
Inputs can be driven from either 3.3V or 5V devices. This feature allows
the use of this device as a translator in a mixed 3.3V/5V supply system.
The LVCR16543A is ideally suited for driving high capacitance loads and
low-impedance backplanes. The output buffers are designed with power
off disable capability to allow “l(fā)ive insertion” of boards when used as
backplane drivers.
The LVCR16543A has been designed with a ±12mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining
speed performance.
EXTENDED COMMERCIAL TEMPERATURE RANGE
FEATURES:
–
Typical tSK(0) (Output Skew) < 250ps
–
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
–
0.635mm pitch SSOP, 0.50mm pitch TSSOP
and 0.40mm pitch TVSOP packages
–
Extended commercial range of -40°C to +85°C
–VCC = 3.3V ±0.3V, Normal Range
–VCC = 2.7V to 3.6V, Extended Range
–
CMOS power levels (0.4 W typ. static)
–
All inputs, outputs and I/O are 5 Volt tolerant
–
Supports hot insertion
3.3V CMOS 16-BIT
REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS
AND 5 VOLT TOLERANT I/O
Drive Features for LVCR16543A:
–
Balanced Output Drivers: ±12 mA
–
Reduced system switching noise
FUNCTIONAL BLOCK DIAGRAM
C1
1D
1
B 1
1
LEAB
1
CEAB
1
OEAB
1
LEBA
1
CEBA
1
OEB A
TO SEV EN OTHER CHANNELS
1
A 1
2
B 1
2
LEAB
2
CEAB
2
OEAB
2
LEBA
2
CEBA
2
OEBA
TO SEV EN OTHER CHANNELS
2
A 1
56
54
55
1
3
2
5
29
31
30
28
26
27
15
42
52
C1
1D
C1
1D
C1
1D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT74LVCR16952APA | LVC/LCX/Z SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| IDT74LVCU04ADC | LVC/LCX/Z SERIES, HEX 1-INPUT INVERT GATE, PDSO14 |
| IDT74SSTVF16857PAG8 | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| IDT79R3000A-16F | 32-BIT, 50 MHz, RISC PROCESSOR |
| IDT79R3000AE-25G | 32-BIT, 25 MHz, RISC PROCESSOR, CPGA175 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74SSTU32864ABFG | 功能描述:IC BUFFER 1:1/1:2 96-LFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTU32864ABFG8 | 功能描述:IC BUFFER 1:1/1:2 96-LFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTU32864BFG | 功能描述:IC BUFFER 1:1/1:2 96-LFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTU32864BFG8 | 功能描述:IC BUFFER 1:1/1:2 96-LFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產(chǎn)品變化通告:Product Discontinuation 25/Apr/2012 標(biāo)準(zhǔn)包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTU32864CBFG | 功能描述:IC BUFFER REGISTER CONF 96-LFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 標(biāo)準(zhǔn)包裝:25 系列:74LS 邏輯類型:可編程分頻器/數(shù)字式定時(shí)器 電源電壓:4.75 V ~ 5.25 V 位數(shù):- 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。