參數(shù)資料
型號: IDT74LVCH16721APA
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 總線收發(fā)器
英文描述: LVC/LCX/Z SERIES, 20-BIT DRIVER, TRUE OUTPUT, PDSO56
封裝: TSSOP-56
文件頁數(shù): 5/6頁
文件大?。?/td> 66K
代理商: IDT74LVCH16721APA
INDUSTRIALTEMPERATURERANGE
IDT74LVCH16721A
3.3V CMOS 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS
5
Open
VLOAD
GND
VCC
Pulse
Generator
D.U.T.
500
500
CL
RT
VIN
VOUT
(1, 2)
LVC Link
INPUT
VIH
0V
VOH
VOL
tPLH1
tSK (x)
OUTPUT 1
OUTPUT 2
tPHL1
tSK (x)
tPLH2
tPHL2
VT
VOH
VT
VOL
tSK(x) = tPLH2 - tPLH1 or tPHL2 - tPHL1
LVC Link
SAME PHASE
INPUT TRANSITION
OPPOSITE PHASE
INPUT TRANSITION
0V
VOH
VOL
tPLH
tPHL
tPLH
OUTPUT
VIH
VT
VIH
VT
LVC Link
DATA
INPUT
0V
tREM
TIMING
INPUT
ASYNCHRONOUS
CONTROL
SYNCHRONOUS
CONTROL
tSU
tH
tSU
tH
VIH
VT
VIH
VT
VIH
VT
VIH
VT
LVC Link
LOW-HIGH-LOW
PULSE
HIGH-LOW-HIGH
PULSE
VT
tW
VT
LVC Link
CONTROL
INPUT
tPLZ
0V
OUTPUT
NORMALLY
LOW
tPZH
0V
SWITCH
CLOSED
OUTPUT
NORMALLY
HIGH
ENABLE
DISABLE
SWITCH
OPEN
tPHZ
0V
VLZ
VOH
VT
tPZL
VLOAD/2
VIH
VT
VOL
VHZ
LVC Link
TEST CIRCUITS AND WAVEFORMS
Propagation Delay
Test Circuit for All Outputs
Enable and Disable Times
Set-up, Hold, and Release Times
NOTES:
1. For tSK(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tSK(b) OUTPUT1 and OUTPUT2 are in the same bank.
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
≤ 10MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate
≤ 10MHz; tF ≤ 2ns; tR ≤ 2ns.
Output Skew - tSK(X)
Pulse Width
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
Symbol VCC(1)=3.3V±0.3V VCC(1)=2.7V
VCC(2)=2.5V±0.2V
Unit
VLOAD
6
2 x Vcc
V
VIH
2.7
Vcc
V
VT
1.5
Vcc / 2
V
VLZ
300
150
mV
VHZ
300
150
mV
CL
50
30
pF
TEST CONDITIONS
SWITCH POSITION
Test
Switch
Open Drain
Disable Low
VLOAD
Enable Low
Disable High
GND
Enable High
All Other Tests
Open
相關(guān)PDF資料
PDF描述
IDT74LVCH16827APF8 LVC/LCX/Z SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56
IDT74LVCH2244APY LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
IDT74LVCH2244AQ8 LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
IDT74LVCH2245AQ LVC/LCX/Z SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20
IDT74LVCH244ASO LVC/LCX/Z SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT74LVCH244APG 制造商:INT_DEV_TECH 功能描述:
IDT74LVCH32245ABF 功能描述:IC BUS TRSCVR 3-ST 32BIT 96LFBGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動器,接收器,收發(fā)器 系列:74LVCH 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動器,非反相 元件數(shù):4 每個元件的位元數(shù):1 輸出電流高,低:4mA,4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件
IDT74LVCH32245ABF8 功能描述:IC BUS TRSCVR 3-ST 32BIT 96LFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動器,接收器,收發(fā)器 系列:74LVCH 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動器,非反相 元件數(shù):4 每個元件的位元數(shù):1 輸出電流高,低:4mA,4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件
IDT74LVCH32245ABFG 功能描述:IC BUS TRSCVR 3-ST 32BIT 96LFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動器,接收器,收發(fā)器 系列:74LVCH 產(chǎn)品培訓(xùn)模塊:Logic Packages 標(biāo)準(zhǔn)包裝:39 系列:74AVCH 邏輯類型:收發(fā)器,非反相 元件數(shù):2 每個元件的位元數(shù):8 輸出電流高,低:12mA,12mA 電源電壓:1.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP(0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:管件 產(chǎn)品目錄頁面:831 (CN2011-ZH PDF) 其它名稱:568-2585-574AVCH16245DGG,512935266779512
IDT74LVCH32245ABFG8 功能描述:IC BUS TRSCVR 3-ST 32BIT 96LFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動器,接收器,收發(fā)器 系列:74LVCH 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動器,非反相 元件數(shù):4 每個元件的位元數(shù):1 輸出電流高,低:4mA,4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件