- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4583 > IDT72V51446L6BB8 (IDT, Integrated Device Technology Inc)IC FLOW CTRL MULTI QUEUE 256-BGA PDF資料下載
參數(shù)資料
| 型號： | IDT72V51446L6BB8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 21/57頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FLOW CTRL MULTI QUEUE 256-BGA |
| 標準包裝： | 1,000 |
| 類型： | 多隊列流量控制 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-BBGA |
| 供應商設備封裝： | 256-BGA（17x17） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 72V51446L6BB8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
28
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72V51436/72V51446/72V51456 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 36 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
switching between sectors of different devices the user must utilize the 3 most
significantbitsoftheRDADDaddressbus(aswellasthe2LSb’s).These3MSb’s
correspond to the device ID inputs, which are the static inputs, ID0, ID1 & ID2.
Please refer to Figure 26,
PAEn/PRn - Direct Mode Sector Selection for
timing information. Also refer to Table 2, Read Address Bus, RDADD.
PAEn – POLLED BUS
If FM is HIGH at master reset then the
PAEn/PRn bus operates in Polled
(looped)mode.Inpolledmodethe
PAEn/PRnbusautomaticallycyclesthrough
the2sectorswithinthedeviceregardlessofhowmanyqueueshavebeensetup
in the part. Every rising edge of the RCLK causes the next sector to be loaded
on the
PAEn/PRnbus.Thedeviceconfiguredasthemaster(MASTinputtied
HIGH), will take control of the
PAEn/PRnafterMRSgoesLOW.Forthewhole
RCLK cycle that the first sector is on
PAEn/PRn the ESYNC (PAEn/PRnbus
sync) output will be HIGH, for the 2nd sector, this ESYNC output will be LOW.
This ESYNC output provides the user with a mark with which they can
synchronize to the
PAEn/PRnbus,ESYNCisalwaysHIGHfortheRCLKcycle
that the first sector of a device is present on the
PAEn/PRn bus.
When devices are connected in expansion mode, only one device will be
set as the Master, MAST input tied HIGH, all other devices will have MAST tied
LOW. The master device is the first device to take control of the
PAEn/PRnbus
andwillplaceitsfirstsectoronthebusontherisingedgeofRCLKafterthe
MRS
input goes LOW. For the next 3 RCLK cycles the master device will maintain
control of the
PAEn/PRnbusandcycleitssectorsthroughit,allotherdevices
holdtheir
PAEn/PRnoutputsinHigh-Impedance.Whenthemasterdevicehas
cycleditssectorsitpassesatokentothenextdeviceinthechainandthatdevice
assumes control of the
PAEn/PRn bus and then cycles its sectors and so on,
the
PAEn/PRnbuscontroltokenbeingpassedonfromdevicetodevice.This
token passing is done via the EXO outputs and EXI inputs of the devices (“
PAE
ExpansionOut”and“
PAEExpansionIn”).TheEXOoutputofthemasterdevice
connectstotheEXIoftheseconddeviceinthechainandtheEXOofthesecond
connectstotheEXIofthethirdandsoon.ThefinaldeviceinachainhasitsEXO
connectedtotheEXIofthefirstdevice,sothatoncethe
PAEn/PRnbushascycled
throughallsectorsofalldevices,controlofthe
PAEn/PRnwillpasstothemaster
device again and so on. The ESYNC of each respective device will operate
independentlyandsimplyindicatewhenthatrespectivedevicehastakencontrol
of the bus and is placing its first sector on to the
PAEn/PRn bus.
When operating in single device mode the EXI input must be connected to
theEXOoutputofthesamedevice.Insingledevicemodeatokenisstillrequired
to be passed into the device for accessing the
PAEn bus.
Please refer to Figure 31,
PAEn/PRn Bus – Polled Mode for timing
information.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT72V51443L6BB8 | IC FLOW CTRL MULTI QUEUE 256-BGA |
| LT1020CSW#TR | IC REG LDO ADJ 125MA 16SOIC |
| MIC5259-3.3YML TR | IC REG LDO 3.3V .3A 6-MLF |
| LT1020CSW#TRPBF | IC REG LDO ADJ 125MA 16-SOIC |
| LFECP15E-3FN256C | IC FPGA 15.3KLUTS 195I/O 256-BGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V51446L7-5BB | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT72V51446L7-5BB8 | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT72V51446L7-5BBI | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT72V51453L6BB | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT72V51453L6BB8 | 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復。