參數(shù)資料
型號: IDT5T9304PGI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: 5T SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
封裝: TSSOP-24
文件頁數(shù): 15/15頁
文件大?。?/td> 666K
代理商: IDT5T9304PGI
IDT5T9304
2.5V LVDS 1:4 CLOCK BUFFER TERABUFFER II
PRELIMINARY
IIDT LVDS CLOCK BUFFER TERABUFFER II
9
IDT5T9304 REV. A JULY 23, 2007
Table 5E. AC Characteristics(1,5), TA = -40°C to 85°C
NOTE 1. AC propagation measurements should not be taken within the first 100 cycles of startup.
NOTE 2. Skew measured between crosspoints of all differential output pairs under identical input and output interfaces, transitions and
load conditions on any one device.
NOTE 3. Skew measured is the difference between propagation delay times tpHL and tpLH of any differential output pair under identical
input and output interfaces, transitions and load conditions on any one device.
NOTE 4. Skew measured is the magnitude of the difference in propagation times between any single differential output pair of two
devices, given identical transitions and load conditions at identical VDD levels and temperature.
NOTE 5. All parameters are tested with a 50% input duty cycle.
NOTE 6. Guaranteed by design but not production tested.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
tsk(o)
Same Device Output Pin-to-Pin Skew (2)
25
ps
tsk(p)
Pulse Skew(3)
250
ps
tsk(pp)
Part-to-Part Skew(4)
TBD
ps
tpLH
Propagation Delay, Low-to-High
A Crosspoint to Qn/Qn
Crosspoint
1.7
ns
tpHL
Propagation Delay, High-to-Low
1.4
ns
fo
Frequency Range(6)
450
MHz
tPGE
Output Gate Enable Crossing
VTHI-to-Qn/Qn Crosspoint
3.5
ns
tPGD
Output Gate Enable Crossing
VTHI-to-Qn/Qn Crosspoint Driven to
Designated Level
3.5
ns
tPWRDN
PD Crossing VTHI-to-Qn = VDD, Qn = VDD
100
S
tPWRUP
Output Gate Disable Crossing VTHI to
Qn/Qn Driven to Designated Level
100
S
相關PDF資料
PDF描述
IDT5991A-2JG 5991 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32
ICS871002AGI-02T 871002 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS87951AY-T PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
ICS871002AGI-02LFT 871002 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
IDT54FCT845ATLB FCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC28
相關代理商/技術參數(shù)
參數(shù)描述
IDT5T9306NLGI 功能描述:IC CLOCK BUFFER MUX 2:6 28VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅動器 系列:TERABUFFER™ II 標準包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN(5x5) 包裝:管件
IDT5T9306NLGI8 功能描述:IC CLOCK BUFFER MUX 2:6 28VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅動器 系列:TERABUFFER™ II 標準包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN(5x5) 包裝:管件
IDT5T9310NLGI 功能描述:IC CLOCK BUFFER MUX 1:10 40VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅動器 系列:TERABUFFER™ II 產(chǎn)品培訓模塊:High Bandwidth Product Overview 標準包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML,LVDS,LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應商設備封裝:16-MLF?(3x3) 包裝:帶卷 (TR)
IDT5T9310NLGI8 功能描述:IC CLOCK BUFFER MUX 1:10 40VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器,驅動器 系列:TERABUFFER™ II 標準包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN(5x5) 包裝:管件
IDT5T9310NLI 制造商:Integrated Device Technology Inc 功能描述: