- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384480 > ID80C88 (HARRIS SEMICONDUCTOR) CMOS 8/16-Bit Microprocessor PDF資料下載
參數(shù)資料
| 型號： | ID80C88 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS 8/16-Bit Microprocessor |
| 中文描述： | 8-BIT, 5 MHz, MICROPROCESSOR, CDIP40 |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 246K |
| 代理商： | ID80C88 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
3-10
Bus Operation
The 80C88 address/data bus is broken into three parts: the
lower eight address/data bits (AD0-AD7), the middle eight
address bits (A8-A15), and the upper four address bits (A16-
A19). The address/data bits and the highest four address
bits are time multiplexed. This technique provides the most
efficient use of pins on the processor, permitting the use of
standard 40 lead package. The middle eight address bits are
not multiplexed, i.e., they remain valid throughout each bus
cycle. In addition, the bus can be demultiplexed at the
processor with a single address latch if a standard, nonmulti-
plexed bus is desired for the system.
Each processor bus cycle consists of at least four CLK
cycles. These are referred to as T1, T2, T3 and T4. (See
Figure 5). The address is emitted from the processor during
T1 and data transfer occurs on the bus during T3 and T4. T2
is used primarily for changing the direction of the bus during
read operations. In the event that a “Not Ready” indication is
given by the addressed device, “wait” states (TW) are
inserted between T3 and T4. Each inserted “wait” state is of
the same duration as a CLK cycle. Periods can occur
between 80C88 driven bus cycles. These are referred to as
“idle” states (TI), or inactive CLK cycles. The processor uses
these cycles for internal housekeeping.
During T1 of any bus cycle, the ALE (Address latch enable)
signal is emitted (by either the processor or the 82C88 bus
controller, depending on the MN/MX strap). At the trailing
edge of this pulse, a valid address and certain status infor-
mation for the cycle may be latched.
Status bits S0, S1, and S2 are used by the bus controller, in
maximum mode, to identify the type of bus transaction
according to Table 2.
Status bits S3 through S6 are multiplexed with high order
address bits and are therefore valid during T2 through T4.
S3 and S4 indicate which segment register was used to this
bus cycle in forming the address according to Table 3.
S5 is a reflection of the PSW interrupt enable bit. S6 is
always equal to 0.
FIGURE 18. BASIC SYSTEM TIMING
(4 + NWAIT) = TCY
T1
T2
T3
T4
TWAIT
T1
T2
T3
T4
TWAIT
(4 + NWAIT) = TCY
GOES INACTIVE IN THE STATE
JUST PRIOR TO T4
A19-A16
S6-S3
A7-A0
D15-D0
VALID
A7-A0
DATA OUT (D7-D0)
READY
READY
WAIT
WAIT
MEMORY ACCESS TIME
ADDR
STATUS
CLK
ALE
S2-S0
ADDR DATA
RD, INTA
READY
DT/R
DEN
WP
S6-S3
A19-A16
A15-A8
ADDR
A15-A8
BUS RESERVED
FOR DATA IN
80C88
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ID80C88-2 | CMOS 8/16-Bit Microprocessor |
| ID82C284-10 | Clock Generator and Ready Interface for 80C286 Processors |
| ID82C284-12 | Clock Generator and Ready Interface for 80C286 Processors |
| ID82C284 | Clock Generator and Ready Interface for 80C286 Processors |
| ID82C82 | CMOS Octal Latching Bus Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ID80C88-2 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 8/16-Bit Microprocessor |
| ID810 | 制造商:IBase Technology (USA) Inc. 功能描述:FC, ID810 XGI Z11 VGA/LVDS, FOR ECX810, (ROHS) - Bulk |
| ID-8-100 | 功能描述:WRAP ID SOCKET .3" SPACE 8PIN RoHS:否 類別:連接器，互連式 >> 用于 IC 的插座，晶體管 - 配件 系列:- 標(biāo)準包裝:1 系列:- 附件類型:安裝套件 適用于相關(guān)產(chǎn)品:12-SIP 其它名稱:598-1366 |
| ID8155 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:2048-Bit Static MOS RAM with I/O Ports and Timer |
| ID8155-2 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:2048-Bit Static MOS RAM with I/O Ports and Timer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。