IDT Eighteen Output Differential Buffer w/2 input mux for PCIe Gen1/2/3 1678D—03/23/12 9EX21831 Eightee" />
參數(shù)資料
型號: ICS9EX21831AKLF
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 14/17頁
文件大?。?/td> 0K
描述: IC FANOUT/BUFFER DIFF 72VFQFN
標準包裝: 168
系列: PCI Express® (PCIe)
類型: 扇出緩沖器(分配),多路復用器
PLL:
主要目的: PCI Express(PCIe)
輸入: 時鐘
輸出: HCSL
電路數(shù): 1
比率 - 輸入:輸出: 2:18
差分 - 輸入:輸出: 是/是
頻率 - 最大: 167MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 72-VFQFN 裸露焊盤
供應商設備封裝: 72-VFQFPN(10x10)
包裝: 托盤
IDT
Eighteen Output Differential Buffer w/2 input mux for PCIe Gen1/2/3
1678D—03/23/12
9EX21831
Eighteen Output Differential Buffer w/2 input mux for PCIe Gen1/2/3
6
Electrical Characteristics - Clock Input Parameters
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
Input High Voltage - DIF_IN
VIHDIF
Differential inputs
(single-ended measurement)
300
750
1150
mV
1
Input Low Voltage - DIF_IN
VILDIF
Differential inputs
(single-ended measurement)
VSS - 300
0
300
mV
1
Input Common Mode
Voltage - DIF_IN
VCOM
Common Mode Input Voltage
150
350
1000
mV
1,3
Input Amplitude - DIF_IN
VSWING
Peak to Peak value
300
mV
1
Input Slew Rate - DIF_IN
dv/dt
Measured differentially
0.4
8
V/ns
1,2
Input Duty Cycle
dtin
Measurement from differential wavefrom
45
55
%
1,4
Input Jitter - Cycle to Cycle
JDIFIn
Differential Measurement
0
125
ps
1
1 Guaranteed by design and characterization, not 100% tested in production.
2Slew rate measured through +/-75mV window centered around differential zero
3Any combination of V
SWING and VCOM is acceptable as long as VSWING >300mV and VIH is <1150mV.
4The device works over a wider range, but the user must take into account duty cycle distortion and required output duty cycle, if using the part in bypass mode.
Electrical Characteristics - DIF 0.7V Current Mode Differential Outputs
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
Slew rate
Trf
Scope averaging on
1
2.1
4
V/ns
1, 2, 3
Slew rate matching
DTrf
Slew rate matching, Scope averaging on
12.5
20
%
1, 2, 4
Voltage High
VHigh
660
749
850
1
Voltage Low
VLow
-150
4
150
1
Max VoltageVmax
1150
1
Min Voltage
Vmin
-300
1
Vswing
Scope averaging off
300
mV
1, 2
Crossing Voltage (abs)
Vcross_abs
Scope averaging off
250
333
550
mV
1, 5
Crossing Voltage (var)
D-Vcross
Scope averaging off
140
mV
1, 6
2 Measured from differential waveform
5 Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising
edge (i.e. Clock rising and Clock# falling).
6 The total variation of all Vcross measurements in any particular system. Note that this is a subset of V_cross_min/max (V_cross
absolute) allowed. The intent is to limit Vcross induced modulation by setting V_cross_delta to be smaller than V_cross absolute.
mV
Statistical measurement on single-ended signal
using oscilloscope math function. (Scope
averaging on)
Measurement on single ended signal using
absolute value. (Scope averaging off)
mV
1Guaranteed by design and characterization, not 100% tested in production. IREF = VDD/(3xR
R).
For RR = 475 (1%), IREF = 2.32mA.
IOH = 6 x IREF and VOH = 0.7V @ ZO=50 (100 differential impedance).
3 Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around
differential 0V.
4 Matching applies to rising edge rate of Clock / falling edge rate of Clock#. It is measured in a +/-75mV window centered on the
average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the
oscilloscope uses for the edge rate calculations.
Electrical Characteristics - Current Consumption
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX UNITS
NOTES
IDD3.3OP
VDD. All outputs active @100MHz, CL=2pF
340
425
mA
1
IDD3.3AOP
VDDA. All outputs active @100MHz, CL=2pF
30
40
mA
1
IDD3.3PDZ
VDD, All differential pairs tri-stated
12
15
mA
1
IDD3.3APDZ
VDDA, All differential pairs tri-stated
13
20
mA
1
1Guaranteed by design and characterization, not 100% tested in production.
Operating Supply Current
Powerdown Current
相關PDF資料
PDF描述
ICS9FG1901HKLFT IC FREQUENCY GENERATOR 72-QFN
ID82C54 IC OSC PROG TIMER 8MHZ 24DIP
IDT2308A-4DCI8 IC CLOCK MULT ZD HI DRV 16-SOIC
IDT2309-1HPGGI IC CLK BUFFER ZD HI DRV 16-TSSOP
IDT2309A-1HPGG IC CLK BUFFER ZD HI DRV 16-TSSOP
相關代理商/技術參數(shù)
參數(shù)描述
ICS9EX21831AKLFT 功能描述:IC FANOUT/BUFFER DIFF 72VFQFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:PCI Express® (PCIe) 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS9FG1001AGLF 功能描述:IC GENERATOR ZD FREQ 56-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:PCI Express® (PCIe) 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS9FG1001AGLFT 功能描述:IC GENERATOR ZD FREQ 56-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:PCI Express® (PCIe) 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ICS9FG1001BGLF 功能描述:IC GENERATOR ZD FREQ 56TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:* 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應商設備封裝:64-TSSOP 包裝:管件
ICS9FG1001BGLFT 功能描述:IC GENERATOR ZD FREQ 56TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:* 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應商設備封裝:64-TSSOP 包裝:管件