參數(shù)資料
型號(hào): ICS91309YFILF-T
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
封裝: MO-137, SSOP-16
文件頁(yè)數(shù): 6/9頁(yè)
文件大?。?/td> 106K
代理商: ICS91309YFILF-T
6
ICS91309I
0770B—02/02/04
Application Suggestion:
ICS91309I is a mixed analog/digital product. The analog portion of the PLL is very sensitive to any random noise
generated by charging or discharging of internal or external capacitor on the power supply pins. This type of noise will
cause excess jitter to the outputs of ICS91309I. Below is a recommended lay out to alleviate any addition noise. For
additional information on FT. layout, please refer to our AN07.The 0.1 uF capacitors should be connected as close as
possible to power pins (4 & 13). An Isolated power plane with a 2.2 uF capacitor to ground will enhance the power line
stability.
33
10K
0.1F
VDD
GND
33
10K
0.1F
VDD
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
REF
CLKA1
CLKA2
VDD
GND
CLKB1
CLKB2
FS2
CLKOUT
CLKA4
CLKA3
VDD
GND
CLKB4
CLKB3
FS1
相關(guān)PDF資料
PDF描述
ICS91309YFLF-T PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
ICS91309YGLF-T PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
ICS91309YM-T PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
ICS91309YG-T PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
ICS91309YMLF-T PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9131 制造商:ICS 制造商全稱:ICS 功能描述:32 KhZ Motherboard Frequency Generator
ICS9131-01CM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator
ICS9131-01CN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator
ICS9131-01CN16 制造商:ICS 制造商全稱:ICS 功能描述:32 KhZ Motherboard Frequency Generator
ICS9131-01CS16 制造商:ICS 制造商全稱:ICS 功能描述:32 KhZ Motherboard Frequency Generator