- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65534 > ICS91305LYG-T PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 PDF資料下載
參數(shù)資料
| 型號： | ICS91305LYG-T |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封裝： | 0.173 INCH, MO-153, TSSOP-8 |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 66K |
| 代理商： | ICS91305LYG-T |
Integrated
Circuit
Systems, Inc.
General Description
Features
ICS91305I
0691C—07/28/03
Block Diagram
High Performance Communication Buffer
Pin Configuration
Zero input - output delay
Frequency range 10 - 133 MHz (3.3V)
5V tolerant input REF
High loop filter bandwidth ideal for Spread
Spectrum applications.
Less than 200 ps Jitter between outputs
Skew controlled outputs
Skew less than 250 ps between outputs
Available in 8 pin 150 mil SOIC & 173 mil
TSSOP packages
3.3V ±10% operation
Supports industrial temperature range -40°C to
85°C
The ICS91305I is a high performance, low skew, low jitter
clock driver. It uses a phase lock loop (PLL) technology
to align, in both phase and frequency, the REF input with
the CLKOUT signal. It is designed to distribute high speed
clocks in communication systems operating at speeds
from 10 to 133 MHz.
ICS91305I is a zero delay buffer that provides
synchronization between the input and output. The
synchronization is established via CLKOUT feed back to
the input of the PLL. Since the skew between the input and
output is less than +/- 350 pS, the part acts as a zero delay
buffer.
The ICS91305I comes in an eight pin 150 mil SOIC
package. It has five output clocks. In the absence of REF
input, will be in the power down mode. In this mode, the
PLL is turned off and the output buffers are pulled low.
Power down mode provides the lowest power consumption
for a standby condition.
8 pin SOIC & TSSOP
REF
CLK2
CLK1
GND
CLKOUT
CLK4
VDD
CLK3
ICS913
05I
1
2
3
4
8
7
6
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS91305YGLF-T | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS91305YG-T | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS91305YGLF-T | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS91305YM-T | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ICS91305YMILF-T | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS91305YGILF-T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:High Performance Communication Buffer |
| ICS91305YGLFT | 制造商:ICS 制造商全稱:ICS 功能描述:High Performance Communication Buffer |
| ICS91305YMILF-T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:High Performance Communication Buffer |
| ICS91305YMLFT | 制造商:ICS 制造商全稱:ICS 功能描述:High Performance Communication Buffer |
| ICS91309 | 制造商:ICS 制造商全稱:ICS 功能描述:High performance Communication Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。