參數(shù)資料
型號: ICS843002I-40
英文描述: 175MHZ, FEMTOCLOCKS-TM VCXO BASED SONET/SDH JITTER ATTENUATOR
中文描述: 175MHz時,F(xiàn)EMTOCLOCKS,商標(biāo)VCXO的基于SONET / SDH的抖動衰減器
文件頁數(shù): 10/21頁
文件大?。?/td> 277K
代理商: ICS843002I-40
843002AKI-40
www.icst.com/products/hiperclocks.html
REV. A JUNE 22, 2005
10
Integrated
Circuit
Systems, Inc.
ICS843002I-40
175MH
Z
, F
EMTO
C
LOCKS
VCXO B
ASED
SONET/SDH J
ITTER
A
TTENUATOR
PRELIMINARY
A
PPLICATION
I
NFORMATION
D
ESCRIPTION
OF
THE
PLL S
TAGES
The ICS843002I-40 is a two stage device, a VCXO PLL
followed by a low phase noise FemtoClock PLL. The VCXO
uses an external pullable crystal which can be pulled
±100ppm by the VCXO PLL circuitry to phase lock it to
the input reference frequency. The FemtoClock PLL is a
wide bandwidth PLL (about 800kHz) which means it will
phase track the VCXO PLL. Most of the reference clock
jitter attenuation needs to be accomplished by VCXO PLL.
By using the bypass FemtoClock PLL mode (Table 3B),
the selected input reference clock can be passed directly
to the FemtoClock PLL which will multiply it up by 32 to a
higher frequency. A second mode, VCXO and FemtoClock
bypass, routes the selected input refrence directly to the
LVPECL output dividers.
VCXO PLL L
OOP
R
ESPONSE
C
ONSIDERATIONS
Loop response characteristics of the VCXO PLL is affected
by the VCXO feedback divider value (bandwidth and damp-
ing factor), and by the external loop filter components
(bandwidth, damping factor, and 2
nd
frequency response).
A practical range of VCXO PLL bandwidth is from about
10Hz to about 1kHz. The setting of VCXO PLL bandwidth
and damping factor is covered later in this document. A
PC based PLL bandwidth calculator is also under devel-
opment. For assistance with loop bandwidth suggestions
or value calculation, please contact ICS applications.
S
ETTING
THE
VCXO PLL L
OOP
R
ESPONSE
The VCXO PLL loop response is determined both by fixed
device characteristics and by other characteristics set by the
user. This includes the values of R
, C
, C
and R
as shown
in the External VCXO PLL Components figure on this page.
The VCXO PLL loop bandwidth is approximated by:
W
HERE
:
R
S
= Value of resistor R
S
in loop filter in Ohms
I
CP
= Charge pump current in amps (see table on page 12)
K
O
= VCXO Gain in Hz/V
The above equation calculates the “normalized” loop bandwidth
(denoted as “NBW”) which is approximately equal to the - 3dB
bandwidth. NBW does not take into account the effects of
damping factor or the second pole imposed by C
. It does,
however, provide a useful approximation of filter performance.
To prevent jitter on the clock output due to modulation of the
VCXO PLL by the phase detector frequency, the following general
rule should be observed:
(Phase Detector) = Input Frequency ÷ (R Divider x 32)
The PLL loop damping factor is determined by:
W
HERE
:
C
S
= Value of capacitor C
S
in loop filter in Farads
NBW (VCXO PLL) =
R
S
x I
CP
x K
O
32
NBW (VCXO PLL)
(Phase Detector)
20
DF (VCLK) = x
R
2
I
CP
x C
S
x K
O
32
相關(guān)PDF資料
PDF描述
ICS843002AKI-41 700MHz, FEMTOCLOCKS-TM VCXO BASED SONET/SDH JITTER ATTENUATOR
ICS843002AKI-41T 700MHz, FEMTOCLOCKS-TM VCXO BASED SONET/SDH JITTER ATTENUATOR
ICS843002I-41 700MHz, FEMTOCLOCKS-TM VCXO BASED SONET/SDH JITTER ATTENUATOR
ICS843002 FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843002AG FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS843002I-41 制造商:ICS 制造商全稱:ICS 功能描述:700MHz, FEMTOCLOCKS-TM VCXO BASED SONET/SDH JITTER ATTENUATOR
ICS843002I-72 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:FEMTOCLOCKS⑩ VCXO BASED WCDMA CLOCK GENERATOR/JITTER ATTENUATOR
ICS843003 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
ICS843003AGI-01 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS-TM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER