參數(shù)資料
型號(hào): ICS663MIT
英文描述: PLL BUILDING BLOCK
中文描述: 鎖相環(huán)積木
文件頁(yè)數(shù): 6/7頁(yè)
文件大?。?/td> 146K
代理商: ICS663MIT
PLL B
UILDING
B
LOCK
MDS 663 D
6
Revision 062904
Integrated Circuit Systems
525 Race Street, San Jose, CA 95126
tel (408) 297-1201
www.icst.com
ICS663
Determining the Loop Filter Values
The loop filter components consist of C
1
, C
2
, and R
Z
.
Calculating these values is best illustrated by an
example. Using the example in Figure 1, we can
synthesize 20 MHz from a 200 kHz input.
The phase locked loop may be approximately
described by the following equations:
Bandwidth
Damping factor,
where:
K
O
= VCO gain (MHz/Volt)
I
cp
= Charge pump current (
μ
A)
N = Total feedback divide from VCO,
including the internal VCO post divider
C
1
= Loop filter capacitor (Farads)
R
Z
= Loop filter resistor (Ohms)
As a general rule, the bandwidth should be at least 20
times less than the reference frequency, i.e.,
In this example, using the above equation, bandwidth
should be less than or equal to 10 kHz. By setting the
bandwith to 10kHz and using the first equation, R
Z
can
be determined since all other variables are known. In
the example of Figure 1, N = 200, comprising the divide
by 2 on the chip (VCO post divider) and the external
divide by 100. Therefore, the bandwidth equation
becomes:
R
200 2.5
2
π
200
and R
Z
= 25 k
Choosing a damping factor of 0.7 (a minimal damping
factor than can be used to ensure fast lock time),
damping factor equation becomes:
and C
1
= 1.25 nF (1.2 nF is the nearest standard
value).
The capacitor C
2
is used to damp transients from the
charge pump and should be approximately 1/20th the
size of C
1
, i.e.,
Therefore, C
2
= 60 pF (56 pF nearest standard value).
To summarize, the loop filter components are:
C
1
= 1.2 nf
C
2
= 56 pf
R
z
= 25 k
R
K
I
2
π
N
------------------------------------
)
=
ζ
R
Z
2
------
K
I
C
1
N
------------------------------
=
BW
REFIN
(
)
20
10,000
-------------------------------
=
0.7
25 000
2
-----------------
200 2.5 C
1
200
--------------------------------
=
C
2
C
1
20
相關(guān)PDF資料
PDF描述
ICS663 PLL BUILDING BLOCK
ICS663M PLL BUILDING BLOCK
ICS663MI PLL BUILDING BLOCK
ICS663MT PLL BUILDING BLOCK
ICS664-01 Digital Video Clock Source
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS663MLF 功能描述:IC PLL BUILDING BLOCK 8-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ICS663MLFT 功能描述:IC PLL BUILDING BLOCK 8-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
ICS663MT 功能描述:IC PLL BUILDING BLOCK 8-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器,零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG
ICS664-01 制造商:ICS 制造商全稱:ICS 功能描述:Digital Video Clock Source
ICS664-02 制造商:ICS 制造商全稱:ICS 功能描述:PECL Digital Video Clock Source