- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65531 > ICS650GI-47LFT 50 MHz, OTHER CLOCK GENERATOR, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | ICS650GI-47LFT |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 50 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| 封裝： | 0.173 INCH, ROHS COMPLIANT, TSSOP-16 |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 166K |
| 代理商： | ICS650GI-47LFT |
Spread Spectrum Clock Synthesizer
MDS 650-47 B
3
Revision 082305
Integrated Circuit Systems, Inc.
● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com
PRELIM INAR Y INFORM A T ION
ICS650-47
Pin Descriptions
External Components
Decoupling Capacitor
As with any high-performance mixed-signal IC, the
ICS650-47 must be isolated from system power supply
noise to perform optimally.
A decoupling capacitor of 0.01F must be connected
between each VDD and the PCB ground plane.
Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50
trace (a
commonly used trace impedance), place a 33
resistor
in series with the clock line, as close to the clock output
pin as possible. The nominal impedance of the clock
output is 20
.
Crystal Load Capacitors
The device crystal connections should include pads for
small capacitors from X1 to ground and from X2 to
ground. These capacitors are used to adjust the stray
capacitance of the board to match the nominally
required crystal load capacitance. Because load
capacitance can only be increased in this trimming
process, it is important to keep stray capacitance to a
minimum by using very short PCB traces (and no vias)
between the crystal and device. Crystal capacitors
must be connected from each of the pins X1 and X2 to
ground.
The value (in pF) of these crystal caps should equal
(CL -6 pF)*2. In this equation, CL= crystal load
capacitance in pF. Example: For a crystal with a 16 pF
load capacitance, each crystal capacitor would be 20
pF [(16-6) x 2] = 20.
Pin
Number
Pin Name
Pin
Type
Pin Description
1
X1/CLKIN
Input
Crystal input. Connect this pin to a 25 MHz crystal or external input
clock.
2
FS0
Input
Select pin 0. Internal pull-up resistor. See table on page 2.
3
FS1
Input
Select pin 1. Internal pull-up resistor. See table on page 2.
4
SS_EN
Input
Spread spectrum enable pin. Internal pull-up resistor. Enabled = high.
5
VDD
Power
Connect to +3.3 V.
6
GND
Power
Connect to ground.
7
FS3
Input
Select pin 3. Internal pull-up resistor. See table on page 2.
8
NC
—
No connect. No internal connection.
9
50M
Output
Spread Spectrum output. Weak internal pull-down when tri-stated.
10
VDDO
Power
Connect to +2.5 V.
11
GND
Power
Connect to ground.
12
VDD
Power
Connect to +3.3 V.
13
FS2
Input
Select pin 2. Internal pull-up resistor. See table on page 2.
14
PDTS
Input
Powers down entire chip. Tri-states CLK outputs when low. Internal
pull-up.
15
VDD
Power
Connect to +3.3 V.
16
X2
Output
Crystal Output. Connect this pin to a 25 MHz crystal. Do not connect if
clock input is used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS650R-12 | 108 MHz, VIDEO CLOCK GENERATOR, PDSO20 |
| ICS650R-14 | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| ICS650R-14ILF | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| ICS650R-14ILFT | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| ICS650R-14LFT | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS650R-01 | 功能描述:IC CLK SYNTHESIZER 20-SSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS650R01I | 制造商:ICS 制造商全稱:ICS 功能描述:System Peripheral Clock Source |
| ICS650R-01I | 功能描述:IC CLK SYNTHESIZER 20-SSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時(shí)鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS650R-01ILF | 功能描述:IC CLK SYNTHESIZER 20-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS650R-01ILFT | 功能描述:IC CLK SYNTHESIZER 20-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。