
ICS650-11B
BroadCom Networking Clock Synthesizer
MDS 650-11B
C
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA 95126(408)295-9800tel www.icst.com
1
Revision
012005
Printed 11/1
4/04
PRELIMINARY INFORMATION
The ICS650-11B is a low cost, low jitter, high
performance clock synthesizer customized for
BroadCom. Using analog Phase-Locked Loop
(PLL) techniques, the device accepts a 25.0 MHz
clock or fundamental mode crystal input to
produce multiple output clocks of 25.0 MHz,
33.33 MHz, 66.66 MHz, 100.0 MHz, and
133.33 MHz. All output clocks are frequency
locked together. The ICS650-11B outputs all
have 0 ppm synthesis error.
Block Diagram
Description
Features
Packaged in 20 pin narrow SSOP (
Pb free
available
)
25.00 MHz fundamental crystal or clock input
Five fixed output clocks of 25.0 MHz, 33.33 MHz,
66.66 MHz, 100.0 MHz, and 133.33 MHz
Zero ppm synthesis error in all clocks
Ideal for BroadCom BCM5600/BCM5400 chipset
Full CMOS output swing
Advanced, low power, sub-micron CMOS process
3.0V to 5.5V operating voltage
Industrial temperature range
Clock
Buffer/
Crystal
Oscillator
VDD
GND
Clock Synthesis
and Control
Circuitry
133.33 MHz
25.00 MHz
crystal or clock
X1
Output
Buffer
Output
Buffer
66.66 MHz
25.00 MHz
3
5
Output
Buffer
100.0 MHz
Output
Buffer
X2
Output
Buffer
33.33 MHz
Optional crystal capacitors are shown and may be required for tuning of initial accuracy (determined once per board).