參數(shù)資料
型號： ICS1894K-40LFT
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 34/53頁
文件大小： 0K
描述： PHYCEIVER LOW PWR 3.3V 40QFN
標(biāo)準(zhǔn)包裝： 1
系列： PHYceiver™
類型： PHY 收發(fā)器
規(guī)程： MII，RMII
電源電壓： 3.14 V ~ 3.47 V
安裝類型： 表面貼裝
封裝/外殼： 40-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 40-VFQFPN（6x6）
包裝： 標(biāo)準(zhǔn)包裝
其它名稱： 800-2031-6
ICS1894-40
10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
PHYCEIVER
IDT 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE
4
ICS1894-40
REV K 022412
Notes:
1. AIO: Analog input/output PAD.
IO: Digital input/output.
IN/Ipu: Digital input with internal 20k pull-up.
IN/Ipd: Digital input with internal 20k pull-down.
IO/Ipu: Digital input/output with internal 20k pull-up.
IO/Ipd: Digital input/output with internal 20k pull-down.
2. MII Rx Mode: The RXD[3..0] bits are synchronous with RXCLK. When RXDV is asserted, RXD[3..0] presents
valid data to MAC on the MII interface. RXD[3..0] is invalid when RXDV is de-asserted.
3. RMII Rx Mode: The RXD[1:0] bits are synchronous with REFIN. For each clock period in which CRS_DV is
asserted, two bits of recovered data are sent from the PHY to the MAC.
4. MII Tx Mode: The TXD[3..0] bits are synchronous with TXCLK. When TXEN is asserted, TXD[3..0] presents valid
data from the MAC on the MII interface. TXD[3..0] has no effect when TXEN is de-asserted.
5. RMII Tx Mode: The TXD[1:0] bits are synchronous with REFIN. For each clock period in which TX_EN is
asserted, two bits of data are received by the PHY from the MAC.
28
SPEED/
TXCLK
IO/Ipu
10M/100M select as input (during power on reset and hardware reset)
Transmit clock as output in MII mode
29
TXEN
Input
Transmit enable for both RMII and MII modes
30
TXD0
Input
Transmit data Bit 0 for both RMII and MII modes
31
VDDD
Power
Core Power Supply
32
LED3
IO/Ipu
LED3 output
33
TXD1
Input
Transmit data Bit 1for both RMII and MII modes
34
TXT2
Input
Transmit data Bit 2 for MII mode
35
TXD3
Input
Transmit data Bit 3 for MII mode
36
REF_OUT
Output
25 MHz crystal output
37
REF_IN
Input
25 MHz crystal (or clock) input for MII mode. 50MHz clock input for RMII mode
38
P4/LED2
IO/Ipu
PHY address Bit 4 as input (always latched high during power on reset and
hardware reset) and LED # 2 as output
39
P0/LED0
IO
PHY address Bit 0 as input (during power on reset and hardware reset) and LED #
0(function configurable, default is "activity/no activity") as output
40
P1/ISO/LED1
IO
PHY address Bit 1 as input (during power on reset and hardware reset) and LED #
1 (function configurable, default is "10/100 mode") as output
Pin
Number
Pin
Name
Pin
Type
Pin Description
相關(guān)PDF資料
PDF描述
B37872K1102K060 CAP CER 1000PF 100V X7R 1206
B37872K1222K060 CAP CER 2200PF 100V 10% X7R 1206
B37872K1472K060 CAP CER 4700PF 100V X7R 1206
MAX5214GUA+ DAC 14BIT SGL BUFFERED LP 8-UMAX
B37872K5223K060 CAP CER 0.022UF 50V 10% X7R 1206
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS1894K-43LF 制造商:Integrated Device Technology Inc 功能描述:PHYCEIVER LOW PWR 3.3V 40QFN
ICS1894K-43LFT 制造商:Integrated Device Technology Inc 功能描述:PHYCEIVER LOW PWR 3.3V 40QFN
ICS1894KI-32LF 功能描述:PHYCEIVER LOW PWR 3.3V 32QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
ICS1894KI-32LFT 功能描述:PHYCEIVER LOW PWR 3.3V 32QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:PHYceiver™ 產(chǎn)品培訓(xùn)模塊:RS-232 & USB Transceiver 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:296-19849-2
ICS1894KI-33LF 制造商:Integrated Device Technology Inc 功能描述:PHYCEIVER LOW PWR 3.3V 32QFN
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*