參數(shù)資料
型號(hào)： IC41C16100A-60K
英文描述： 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
中文描述： 100萬× 16（16兆）動(dòng)態(tài)與江戶頁面模式內(nèi)存
文件頁數(shù)： 2/21頁
文件大小： 231K
代理商： IC41C16100A-60K
IC41C16100A/IC41C16100AS
IC41LV16100A/IC41LV16100AS
2
Integrated Circuit Solution Inc.
DR030-0A 09/28/2001
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors
which may appear in this publication. Copyright 2000, Integrated Circuit Solution Inc.
FEATURES
Extended Data-Out (EDO) Page Mode access cycle
TTL compatible inputs and outputs; tristate I/O
Refresh Interval: 1,024 cycles /16 ms
Refresh Mode
:
RAS
-Only,
CAS
-before-
RAS
(CBR), and Hidden
JEDEC standard pinout
Single power supply:
5V ± 10% (IC41C16100A(S))
3.3V ± 10% (IC41LV16100A(S))
Byte Write and Byte Read operation via two
CAS
Self Refresh 1024 cycles for S version
DESCRIPTION
The
ICSI
IC41C16100A(S) and IC41LV16100A(S) are 1,048,
576 x 16-bit high-performance CMOS Dynamic Random
Access Memories. These devices offer an accelerated cycle
access called EDO Page Mode. EDO Page Mode allows 1,024
random accesses within a single row with access cycle time as
short as 20 ns per 16-bit word. The Byte Write control, of upper
and lower byte, makes the 16100 series ideal for use in
16-, 32-bit wide data bus systems.
These features make the IC41C16100A(S) and IC41LV16100A
(S) ideally suited for high-bandwidth graphics, digital signal
processing, high-performance computing systems, and
peripheral applications.
The IC41C16100A(S) and IC41LV16100A(S) are packaged in a
42-pin 400mil SOJ and 400mil 50- (44-) pin TSOP-2.
1M x 16 (16-MBIT) DYNAMIC RAM
WITH EDO PAGE MODE
KEY TIMING PARAMETERS
Parameter
Max.
RAS
Access Time (t
RAC
)
Max.
CAS
Access Time (t
CAC
)
Max. Column Address Access Time (t
AA
)
Min. EDO Page Mode Cycle Time (t
PC
)
Min. Read/Write Cycle Time (t
RC
)
-50
50
13
25
20
84
-60
60
15
30
25
104
Unit
ns
ns
ns
ns
ns
42-Pin SOJ
PIN CONFIGURATIONS
50(44)-Pin TSOP-2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
VCC
I/O0
I/O1
I/O2
I/O3
VCC
I/O4
I/O5
I/O6
I/O7
NC
NC
WE
RAS
NC
NC
A0
A1
A2
A3
VCC
GND
I/O15
I/O14
I/O13
I/O12
GND
I/O11
I/O10
I/O9
I/O8
NC
LCAS
UCAS
OE
A9
A8
A7
A6
A5
A4
GND
PIN DESCRIPTIONS
A0-A9
Address Inputs
I/O0-15
Data Inputs/Outputs
WE
Write Enable
OE
Output Enable
RAS
Row Address Strobe
UCAS
Upper Column Address Strobe
LCAS
Lower Column Address Strobe
Vcc
Power
GND
Ground
NC
No Connection
1
2
3
4
5
6
7
8
9
10
11
15
16
17
18
19
20
21
22
23
24
25
50
49
48
47
46
45
44
43
42
41
40
36
35
34
33
32
31
30
29
28
27
26
VCC
I/O0
I/O1
I/O2
I/O3
VCC
I/O4
I/O5
I/O6
I/O7
NC
NC
NC
WE
RAS
NC
NC
A0
A1
A2
A3
VCC
GND
I/O15
I/O14
I/O13
I/O12
GND
I/O11
I/O10
I/O9
I/O8
NC
NC
LCAS
UCAS
OE
A9
A8
A7
A6
A5
A4
GND
相關(guān)PDF資料
PDF描述
IC41C16100A-60T 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IC41C16100AS 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IC41LV16100A 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IC41LV16100A-50T 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IC41LV16100A-60K 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IC41C16100A-60T 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IC41C16100AS 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IC41C16100AS-50K 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IC41C16100AS-50T 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
IC41C16100AS-60K 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*