- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM32NPR100EXXCAB133 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM32NPR100EXXCAB133 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 47/131頁(yè) |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM32NPR100EXXCAB133 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)當(dāng)前第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet Routing Switch
prs28.03.fm
August 31, 2000
Programming Interface and Internal Registers
Page 47 of 131
4. Programming Interface and Internal Registers
The programming interface is provided by the On Chip Monitor (OCM), a serial interface. The OCM provides
access to all internal registers and executes specific commands (such as Flush-Reset, OCD enable, perform
Built In Self Test (BIST), release the PLL reset, and scan data into the internal scan chains). The commands
executed by the OCM include the reading and writing of the internal registers of the PRS28.4G device.
The OCM internal logic and external interface are synchronized to the External Monitor Bus (EMB) clocks,
EMB_A_CLK and EMB_B_CLK. These clocks operate at a frequency no higher than 50% of the system clock
frequency.
4.1 OCM Instruction/Status Mode
There are two modes of operation possible in the OCM: instruction/status operation and scan string opera-
tion. The mode is determined by the level of the EMB_MODE line, as specified below. When the OCM is in
the instruction/status mode then scan operations into or out of the device through the EMB interface involve
only those internal latches which represent the OCM instruction register.
4.1.1 OCM Instruction Register
The instruction scanned into the OCM will be decoded into fields as shown in
Address Insertion
on page 35.
The Instruction Register is designed to check odd parity for incoming instructions. This odd parity bit is
contained in the MSB (bit 0) of the instruction register and is the last bit scanned into the Instruction Register.
4.1.2 OCM Instruction Set
The 3-bit Op Code field of the instruction register is decoded as shown in the list below. The list contains each
of eight OCM commands along with its associated opcode, command description, and response. The opcode
bits in the following table are listed in order from MSB to LSB. In addition the subsequent decoding of the data
field for the EVENT instruction is outlined.
P
Op Code
Address
Data
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
Table 13: OCM Instruction Set Definitions
(Page 1 of 2)
Op Code
Command
Command Description
000
NOOP
Execute no operation.
The Status Register contents are loaded into the response register when SELECT is deacti-
vated. The response to this command is the current contents of the Status Register. This com-
mand differs from the “Read Status” command in that the status bits are not cleared. The
values in the ‘ADDR’ and ‘DATA’ fields must be set to 0.
001
ECHO
Executes no operation, data in the data field of the instruction word is ‘echoed’ back into the
same bit positions of the response register.
010
WRITE
REGISTER
Data contained in the ‘DATA’ field of the instruction is written into the Application Register
specified by the ‘ADDR’ field of the instruction. The response of this command is the data writ-
ten by this instruction (the ‘DATA’ field).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
| IBM39MPEGS422PBA17C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM39ENV422DLL00C | 制造商:IBM 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。