- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370807 > HYS72D64300HU-6-B (INFINEON TECHNOLOGIES AG) 184-Pin Unbuffered Dual-In-Line Memory Modules PDF資料下載
參數(shù)資料
| 型號(hào)： | HYS72D64300HU-6-B |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 184-Pin Unbuffered Dual-In-Line Memory Modules |
| 中文描述： | 184引腳緩沖雙列內(nèi)存模組 |
| 文件頁數(shù)： | 6/40頁 |
| 文件大?。?/td> | 1374K |
| 代理商： | HYS72D64300HU-6-B |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Data Sheet
6
Rev. 1.0, 2004-05
184-Pin Unbuffered Dual-In-Line Memory Modules
UDIMM
HYS64D64300[G/H]U–[5/6]–B
HYS72D64300[G/H]U–[5/6]–B
HYS64D128320[G/H]U–[5/6]–B
HYS72D128320[G/H]U–[5/6]–B
1
Overview
1.1
Features
184-Pin Unbuffered Dual-In-Line Memory Modules (ECC and non-parity) for PC and Workstation main
memory applications
One rank 64M x 64, 64M
×
72 and two ranks 128M
×
64, 128M
×
72 organization
JEDEC standard Double Data Rate Synchronous DRAMs (DDR SDRAM) Single +2.5V (
±
0.2V) power supply
Built with 512 Mbit DDR SDRAM in P-TSOPII-66-1 package
Programmable CAS Latency, Burst Length, and Wrap Sequence (Sequential & Interleave)
Auto Refresh (CBR) and Self Refresh
All inputs and outputs SSTL_2 compatible
Serial Presence Detect with E
2
PROM
JEDEC standard MO-206 form factor: 133.35 mm
×
31.75 mm
×
4.00 mm max.
Jedec standard reference layout
Gold plated contacts
DDR400 speed grade supported
Lead-free
Table 1
Performance
1.2
Description
The HYS64D64300[G/H]U–[5/6]–B, HYS72D64300[G/H]U–[5/6]–B, HYS64D128320[G/H]U–[5/6]–B, and
HYS72D128320[G/H]U–[5/6]–B are industry standard 184-Pin Unbuffered Dual-In-Line Memory Modules
(UDIMM) organized as 64M
×
64, 128M
×
64 for non-parity and 64M
×
72,128M
×
72 for ECC main memory
applications. The memory array is designed with 512Mbit Double Data Rate Synchronous DRAMs. A variety of
decoupling capacitors are mounted on the printed circuit board. The DIMMs feature serial presence detect (SPD)
based on a serial E
2
PROM device using the 2-pin I
2
C protocol. The first 128 bytes are programmed with
configuration data and the second 128 bytes are available to the customer
Part Number Speed Code
Speed Grade
–5
DDR400B
PC3200–3033
200
166
133
–
6
DDR333B
PC2700–2533
166
166
133
Unit
—
—
MHz
MHz
MHz
Component
Module
@CL3
@CL2.5
@CL2
max. Clock Frequency
f
CK3
f
CK2.5
f
CK2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYS72D64320GBR-5-B | 184 - Pin Registered Double Data Rate SDRAM Modules |
| HYS72D64320GBR-6-B | 184 - Pin Registered Double Data Rate SDRAM Modules |
| HYS72D64320GBR-7-B | 184 - Pin Registered Double Data Rate SDRAM Modules |
| HYS72D128320GBR-5-B | 184 - Pin Registered Double Data Rate SDRAM Modules |
| HYS72D128320GBR-6-B | 184 - Pin Registered Double Data Rate SDRAM Modules |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYS72D64300HU-6-C | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:184-Pin Unbuffered Double Data Rate SDRAM |
| HYS72D64301 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:184 - Pin Registered Double-Data-Rate SDRAM Module |
| HYS72D64301GBR-5-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:184 - Pin Registered Double-Data-Rate SDRAM Module |
| HYS72D64301GBR-6-B | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:184 - Pin Registered Double-Data-Rate SDRAM Module |
| HYS72D64301HBR_07 | 制造商:QIMONDA 制造商全稱:QIMONDA 功能描述:184-Pin Registered Double-Data-Rate SDRAM Module |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。