參數(shù)資料
型號: HY57V28820HCLT-6I
廠商: HYNIX SEMICONDUCTOR INC
元件分類: DRAM
英文描述: 4Banks x 4M x 8bits Synchronous DRAM
中文描述: 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 X 0.875 INCH, 0.80 MM PITCH, TSOP2-54
文件頁數(shù): 7/11頁
文件大?。?/td> 175K
代理商: HY57V28820HCLT-6I
HY57V28820HC(L)T-I
Rev. 0.1/Jan. 01
7
AC CHARACTERISTICS I
(AC operating conditions unless otherwise noted)
Note :
1.Assume tR / tF (input rise and fall time ) is 1ns
If tR & tF > 1ns, then [(tR+tF)/2-1]ns should be added to the parameter
2.Access times to be measured with input signals of 1v/ns edge rate, from 0.8v to 2.0v
If tR > 1ns, then (tR/2-0.5)ns should be added to the parameter
Parameter
Symbol
-6I
-KI
-HI
-8I
-PI
-SI
Unit
Note
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
System Clock
Cycle Time
CAS Latency = 3
tCK3
6
1000
7.5
1000
7.5
1000
8
1000
10
1000
10
1000
ns
CAS Latency = 2
tCK2
10
7.5
10
10
10
12
ns
Clock High Pulse Width
tCHW
2.5
-
2.5
-
2.5
-
3
-
3
-
3
-
ns
1
Clock Low Pulse Width
tCLW
2.5
-
2.5
-
2.5
-
3
-
3
-
3
-
ns
1
Access Time
From Clock
CAS Latency = 3
tAC3
-
5.4
-
5.4
-
5.4
-
6
-
6
-
6
ns
2
CAS Latency = 2
tAC2
-
6
-
5.4
-
6
-
6
-
6
-
6
ns
Data-Out Hold Time
tOH
2
-
2
-
2
-
2
-
2
-
2
-
ns
Data-Input Setup Time
tDS
1.5
-
1.5
-
1.5
-
2
-
2
-
2
-
ns
1
Data-Input Hold Time
tDH
0.8
-
0.8
-
0.8
-
1
-
1
-
1
-
ns
1
Address Setup Time
tAS
1.5
-
1.5
-
1.5
-
2
-
2
-
2
-
ns
1
Address Hold Time
tAH
0.8
-
0.8
-
0.8
-
1
-
1
-
1
-
ns
1
CKE Setup Time
tCKS
1.5
-
1.5
-
1.5
-
2
-
2
-
2
-
ns
1
CKE Hold Time
tCKH
0.8
-
0.8
-
0.8
-
1
-
1
-
1
-
ns
1
Command Setup Time
tCS
1.5
-
1.5
-
1.5
-
2
-
2
-
2
-
ns
1
Command Hold Time
tCH
0.8
-
0.8
-
0.8
-
1
-
1
-
1
-
ns
1
CLK to Data Output in Low-Z Time
tOLZ
1
-
1
-
1
-
1
-
1
-
1
-
ns
CLK to Data
Output in High-Z
Time
CAS Latency = 3
tOHZ3
2.7
5.4
2.7
5.4
2.7
5.4
3
6
3
6
3
6
ns
CAS Latency = 2
tOHZ2
2.7
5.4
2.7
5.4
3
6
3
6
3
6
3
6
ns
相關(guān)PDF資料
PDF描述
HY57V28820HCLT-8I 4Banks x 4M x 8bits Synchronous DRAM
HY57V28820HCLT-HI 4Banks x 4M x 8bits Synchronous DRAM
HY57V28820HCLT-KI 4Banks x 4M x 8bits Synchronous DRAM
HY57V28820HCLT-PI 4Banks x 4M x 8bits Synchronous DRAM
HY57V28820HCLT-SI 4Banks x 4M x 8bits Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY57V28820HCLT-8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM
HY57V28820HCLT-8I 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 4M x 8bits Synchronous DRAM
HY57V28820HCLT-H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM
HY57V28820HCLT-HI 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 4M x 8bits Synchronous DRAM
HY57V28820HCLT-I 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4Banks x 4M x 8bits Synchronous DRAM