- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385420 > HY57V283220(L)T(P)-55 (Hynix Semiconductor Inc.) 4 Banks x 1M x 32Bit Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | HY57V283220(L)T(P)-55 |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | 4 Banks x 1M x 32Bit Synchronous DRAM |
| 中文描述： | 4銀行× 1米x 32Bit的同步DRAM |
| 文件頁數(shù)： | 10/15頁 |
| 文件大?。?/td> | 913K |
| 代理商： | HY57V283220(L)T(P)-55 |
Rev. 0.9 / July 2004
10
HY57V283220(L)T(P) / HY5V22(L)F(P)
AC CHARACTERISTICS II
(AC operating conditions unless otherwise noted)
Parameter
Symbol
-5
-55
-6
-7
-H
-8
-P
-S
Unit
Note
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
RAS cycle time
Operation
tRC
55
-
55
-
60
-
63
-
63
-
64
-
70
-
70
-
ns
Auto Refresh
tRRC
55
-
55
-
60
-
63
-
63
-
64
-
70
-
70
-
ns
RAS to CAS delay
tRCD
15
-
16.5
-
18
-
20
-
20
-
20
-
20
-
20
-
ns
RAS active time
tRAS
38.7
100
K
38.7
100
K
42
100
K
42
100
K
42
100
K
48
100
K
50
100
K
50
100
K
ns
RAS precharge time
tRP
15
-
16.5
-
18
-
20
-
20
-
20
-
20
-
20
-
ns
RAS to RAS bank active delay
tRRD
2
-
2
-
2
-
2
-
2
-
2
-
20
-
20
-
CLK
CAS to CAS delay
tCCD
1
-
1
-
1
-
1
-
1
-
1
-
1
-
1
-
CLK
Write command to data-in delay
tWTL
0
-
0
-
0
-
0
-
0
-
0
-
0
-
0
-
CLK
Data-in to precharge command
tDPL
1
-
1
-
1
-
1
-
1
-
1
-
1
-
1
-
CLK
Data-in to active command
tDAL
4
-
4
-
4
-
4
-
4
-
4
-
4
-
4
-
CLK
DQM to data-out Hi-Z
tDQZ
2
-
2
-
2
-
2
-
2
-
2
-
2
-
2
-
CLK
DQM to data-in mask
tDQM
0
-
0
-
0
-
0
-
0
-
0
-
0
-
0
-
CLK
MRS to new command
tMRD
2
-
2
-
2
-
2
-
2
-
2
-
2
-
2
-
CLK
Precharge to data
output Hi-Z
CAS Latency = 3
tPROZ3
3
-
3
-
3
-
3
-
3
-
3
-
3
-
3
-
CLK
CAS Latency = 2
tPROZ2
2
-
2
-
2
-
2
-
2
-
2
-
2
-
2
-
CLK
Power down exit time
tPDE
1
-
1
-
1
-
1
-
1
-
1
-
1
-
1
-
CLK
Self refresh exit time
tSRE
1
-
1
-
1
-
1
-
1
-
1
-
1
-
1
-
CLK
1
Refresh Time
tREF
-
64
-
64
-
64
-
64
-
64
-
64
-
64
-
64
ms
Note :
1. A new command can be given tRRC after self refresh exit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HY57V283220(L)T(P)-6 | 4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220(L)T(P)-7 | 4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220(L)T(P)-8 | 4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V28820HCLT-6I | 4Banks x 4M x 8bits Synchronous DRAM |
| HY57V28820HCLT-8I | 4Banks x 4M x 8bits Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HY57V283220LTP-55 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220LTP-6 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220LTP-7 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220LTP-8 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
| HY57V283220LTP-H | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:4 Banks x 1M x 32Bit Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。