- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370628 > HM6264BLFP-10 (Hitachi,Ltd.) 64 k SRAM (8-kword x 8-bit) PDF資料下載
參數(shù)資料
| 型號(hào)： | HM6264BLFP-10 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 64 k SRAM (8-kword x 8-bit) |
| 中文描述： | 64畝的SRAM（8 - KWord的× 8位） |
| 文件頁(yè)數(shù)： | 11/15頁(yè) |
| 文件大?。?/td> | 82K |
| 代理商： | HM6264BLFP-10 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
HM6264B Series
Write Timing Waveform (2)
(
OE
Low Fixed) (
OE
= V
IL
)
t
WC
t
AW
t
CW
t
WP
t
AS
t
WHZ
t
OH
t
OW
*2
*1
*3
t
DH
t
DW
*4
CS1
CS2
Dout
Din
WE
t
WR
Valid data
Valid address
High Impedance
Notes:
1.
If
CS1
goes low simultaneously with
WE
going low or after
WE
goes low, the outputs
remain in high impedance state.
Dout is the same phase of the written data in this write cycle.
Dout is the read data of the next address.
If
CS1
is low and CS2 is high during this period, I/O pins are in the output state. Input
signals of opposite phase to the outputs must not be applied to I/O pins.
2.
3.
4.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM6264BLFP-10LT | 64 k SRAM (8-kword x 8-bit) |
| HM6264LFP-10 | 8192-word x 8-bit High Speed CMOS Static RAM |
| HM6264LP-10 | 8192-word x 8-bit High Speed CMOS Static RAM |
| HM6264LP-10L | 8192-word x 8-bit High Speed CMOS Static RAM |
| HM6264LP-12 | 8192-word x 8-bit High Speed CMOS Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM6264BLFP-10L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-SM-64K CMOS SRAM |
| HM6264BLFP-10LT | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:64 k SRAM (8-kword x 8-bit) |
| HM6264BLFP-8LT | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:64 k SRAM (8-kword x 8-bit) |
| HM6264BLFPI-10T | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:64k SRAM (8-kword x 8-bit) Wide Temperature Range version |
| HM6264BLFPI-12T | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:64k SRAM (8-kword x 8-bit) Wide Temperature Range version |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。