- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370622 > HM5264805FLTT-75 (Hitachi,Ltd.) 64M LVTTL interface SDRAM 133 MHz/100 MHz PDF資料下載
參數(shù)資料
| 型號： | HM5264805FLTT-75 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
| 中文描述： | 6400 LVTTL接口SDRAM的133 MHz/100 MHz的 |
| 文件頁數(shù)： | 30/67頁 |
| 文件大?。?/td> | 870K |
| 代理商： | HM5264805FLTT-75 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
HM5264165F/HM5264805F/HM5264405F-75/A60/B60
30
Read command to Write command interval:
1. Same bank, same ROW address:
When the write command is executed at the same ROW address of the
same bank as the preceding read command, the write command can be performed after an interval of no less
than 1 clock. However, DQM, DQMU/DQML must be set High so that the output buffer becomes High-Z
before data input.
READ to WRITE Command Interval (1)
CLK
Command
Dout
in B2
in B3
READ
WRIT
in B0
in B1
High-Z
Din
CL=2
CL=3
DQM,
DQMU
/DQML
Burst Length = 4
Burst write
READ to WRITE Command Interval (2)
CLK
Command
Dout
READ
WRIT
Din
CL=2
CL=3
DQM,
DQMU/DQML
High-Z
2 clock
High-Z
2. Same bank, different ROW address:
When the ROW address changes, consecutive write commands
cannot be executed; it is necessary to separate the two commands with a precharge command and a bank-
active command.
3. Different bank:
When the bank changes, the write command can be performed after an interval of no less
than 1 clock, provided that the other bank is in the bank-active state. However, DQM, DQMU/DQML must
be set High so that the output buffer becomes High-Z before data input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM5264805FLTT-A60 | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
| HM5264165F-75 | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
| HM5264165FLTT-B60 | 64M LVTTL interface SDRAM 133 MHz/100 MHz |
| HM53-50370H | MB 32C 32#20 PIN PLUG |
| HM53-50370V | MB 32C 32#20 SKT PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM5264805FLTT-A60 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M LVTTL interface SDRAM 133 MHz/100 MHz 1-Mword × 16-bit × 4-bank/2-Mword × 8-bit × 4-bank /4-Mword × 4-bit × 4-bank PC/133, PC/100 SDRAM |
| HM5264805FLTT-B60 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:64M LVTTL interface SDRAM 133 MHz/100 MHz |
| HM5264805FTT-75 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M LVTTL interface SDRAM 133 MHz/100 MHz 1-Mword × 16-bit × 4-bank/2-Mword × 8-bit × 4-bank /4-Mword × 4-bit × 4-bank PC/133, PC/100 SDRAM |
| HM5264805FTT-A60 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:64M LVTTL interface SDRAM 133 MHz/100 MHz 1-Mword × 16-bit × 4-bank/2-Mword × 8-bit × 4-bank /4-Mword × 4-bit × 4-bank PC/133, PC/100 SDRAM |
| HM5264805FTT-B60 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:64M LVTTL interface SDRAM 133 MHz/100 MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。