參數(shù)資料
型號: HIP6021
廠商: Intersil Corporation
元件分類: FPGA
英文描述: 100000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
中文描述: 先進的PWM和三線性功率控制器
文件頁數(shù): 9/16頁
文件大?。?/td> 186K
代理商: HIP6021
9
for the linear controllers is that they monitor the VSEN pins
for under-voltage events. Should excessive currents cause
the voltage at the VSEN pins to fall below the linear under-
voltage threshold, the LUV signal sets the over-current
latch if C
SS
is fully charged. Blanking the LUV signal during
the C
SS
charge interval allows the linear outputs to build
above the under-voltage threshold during normal operation.
Cycling the bias input power off then on resets the counter
and the fault latch.
A resistor (R
OCSET
) programs the over-current trip level for
the PWM converter. As shown in Figure 5, the internal
200
μ
A current sink, I
OCSET
develops a voltage across
R
OCSET
(V
SET
) that is referenced to V
IN
. The DRIVE
signal enables the over-current comparator (OVER-
CURRENT). When the voltage across the upper MOSFET
(V
DS
) exceeds V
SET
, the over-current comparator trips to
set the over-current latch. Both V
SET
and V
DS
are
referenced to V
IN
and a small capacitor across R
OCSET
helps V
OCSET
track the variations of V
IN
due to MOSFET
switching. The over-current function will trip at a peak
inductor current (I
PEAK)
determined by:
I
DS ON
)
The OC trip point varies with MOSFET’s r
DS(ON)
temperature variations. To avoid over-current tripping in the
normal operating load range, determine the R
OCSET
resistor from the equation above with:
1. The maximum r
DS(ON)
at the highest junction temperature.
2. The minimum I
OCSET
from the specification table.
3. Determine I
PEAK
for I
PEAK
> I
OUT(MAX)
+ (
I)/2, where
I is the output inductor ripple current.
For an equation for the ripple current see the section under
component guidelines titled ‘PWM Output Inductor
Selection’.
OUT1 Voltage Program
The output voltage of the PWM converter is programmed to
discrete levels between 1.3V
DC
and 3.5V
DC
. This output
(OUT1) is designed to supply the core voltage of Intel’s
advanced microprocessors. The voltage identification (VID)
pins program an internal voltage reference (DACOUT) with a
TTL-compatible 5-bit digital-to-analog converter. The level of
DACOUT also sets the PGOOD and OVP thresholds.
Table 1 specifies the DACOUT voltage for the different
combinations of connections on the VID pins. The VID pins
can be left open for a logic 1 input, because they are
internally pulled up to an internal voltage of about 5V by a
10
μ
A current source. Changing the VID inputs during
operation is not recommended and could toggle the PGOOD
signal and exercise the over-voltage protection.
S
0A
0V
2V
4V
FIGURE 4. OVER-CURRENT OPERATION
TIME
T1
T2
T3
T0
T4
F
0V
10V
OVERLOAD
APPLIED
FAULT
REPORTED
COUNT
= 1
COUNT
= 2
COUNT
= 3
I
PEAK
=
R
×
---------------------------------------------------
UGATE
OCSET
PHASE
OVER-
CURRENT
+
-
GATE
CONTROL
VCC
OC
200
μ
A
V
DS
i
D
V
SET
R
OCSET
V
IN
= +5V
OVER-CURRENT TRIP:
VDS
I
OCSET
+
+
FIGURE 5. OVER-CURRENT DETECTION
PWM
DRIVE
iD
rDS ON
)
×
IOCSET
ROCSET
×
>
VSET
>
VPHASE
VOCSET
VIN
VIN
VDS
VSET
=
=
HIP6021A
相關(guān)PDF資料
PDF描述
HIP6021A 100000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
HIP6021EVAL1 Advanced PWM and Triple Linear Power Controller
HIP6302CB-T Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
HIP6302 Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller(微處理器核心多相脈寬調(diào)制解調(diào)器)
HIP6302CB Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HIP6021_05 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Advanced PWM and Triple Linear Power Controller
HIP6021A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Advanced PWM and Triple Linear Power Controller
HIP6021A_01 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Advanced PWM and Triple Linear Power Controller
HIP6021ACB 制造商:Rochester Electronics LLC 功能描述:4IN1 1PWM, 3 LINEARS, 28L SOIC, 5 BIT DAC - Bulk
HIP6021ACB WAF 制造商:Harris Corporation 功能描述: