參數(shù)資料
型號(hào)： HI7191
廠商： Intersil Corporation
英文描述： 24-Bit, High Precision, Sigma Delta A/D Converter
中文描述： 24位，精度高，Σ-ΔA / D轉(zhuǎn)換
文件頁(yè)數(shù)： 16/24頁(yè)
文件大?。?/td> 187K
代理商： HI7191
1912
The first combination is to reset both the BD and MSB bits
(BD = 0, MSB = 0). This sets up the interface for descending
byte order and MSB first format. When this combination is
used the user should always write the Instruction Register
such that the starting byte is the most significant byte address.
For example, read three bytes of DR starting with the most sig-
nificant byte. The first byte read will be the most significant in
MSB to LSB format. The next byte will be the next least signifi-
cant (recall descending byte order) again in MSB to LSB order.
The last byte will be the next lesser significant byte in MSB to
LSB order. The entire word was read MSB to LSB format.
The second combination is to set both the BD and MSB bits to
1. This sets up the interface for ascending byte order and LSB
first format. When this combination is used the user should
always write the Instruction Register such that the starting
byte is the least significant byte address. For example, read
three bytes of DR starting with the least significant byte. The
first byte read will be the least significant in LSB to MSB for-
mat. The next byte will be the next greater significant (recall
ascending byte order) again in LSB to MSB order. The last
byte will be the next greater significant byte in LSB to MSB
order. The entire word was read MSB to LSB format.
After completion of each communication cycle, The HI7191
interface enters a standby mode while waiting to receive a
new instruction byte.
Instruction Byte Phase
The instruction byte phase initiates a data transfer
sequence. The processor writes an 8-bit byte (Instruction
Byte) to the Instruction Register. The instruction byte informs
the HI7191 about the Data transfer phase activities and
includes the following information:
- Read or Write cycle
- Number of Bytes to be transferred
- Which register and starting byte to be accessed
Data Transfer Phase
In the data transfer phase, data transfer takes place as set
by the Instruction Register contents. See Write Operation
and Read Operation sections for detailed descriptions.
Instruction Register
The Instruction Register is an 8-bit register which is used
during a communications cycle for setting up read/write
operations.
R/W
- Bit 7 of the Instruction Register determines whether a
read or write operation will be done following the instruction
byte load. 0 = READ, 1 = WRITE.
MB1, MB0
- Bits 6 and 5 of the Instruction Register deter-
mine the number of bytes that will be accessed following the
instruction byte load. See Table 5 for the number of bytes to
transfer in the transfer cycle.
FSC
- Bit 4 is used to determine whether a Positive Full
Scale Calibration Register I/O transfer (FSC = 0) or a Nega-
tive Full Scale Calibration Register I/O transfer (FSC = 1) is
being performed (see Table 6).
A3, A2, A1, A0
- Bits 3 and 2 (A3 and A2) of the Instruction
Register determine which internal register will be accessed
while bits 1 and 0 (A1 and A0) determine which byte of that
register will be accessed first. See Table 6 for the address
decode.
INSTRUCTION
BYTE
DATA
BYTE 1
DATA
BYTE 2
DATA
BYTE 3
INSTRUCTION
CYCLE
DATA TRANSFER
CS
SDIO
FIGURE 13A. 2-WIRE, 3-BYTE READ OR WRITE TRANSFER
INSTRUCTION
BYTE
DATA
BYTE 1
DATA
BYTE 2
DATA
BYTE 3
INSTRUCTION
CYCLE
DATA TRANSFER
CS
SDIO
SDO
FIGURE 13B. 3-WIRE, 3-BYTE READ TRANSFER
INSTRUCTION REGISTER
MSB
6
5
4
3
2
1
LSB
R/W
MB1
MB0
FSC
A3
A2
A1
A0
TABLE 5. MULTIPLE BYTE ACCESS BITS
MB1
MB0
DESCRIPTION
0
0
Transfer 1 Byte
0
1
Transfer 2 Bytes
1
0
Transfer 3 Bytes
1
1
Transfer 4 Bytes
HI7191
相關(guān)PDF資料
PDF描述
HI7191IP 24-Bit, High Precision, Sigma Delta A/D Converter
HI8182C Telecommunication IC
HI8182CM Telecommunication IC
HI8182R Telecommunication IC
HI8182RM Telecommunication IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HI7191_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter
HI7191IB 功能描述:IC ADC 24BIT PROGBL SER 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
HI7191IBZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ADC 24BIT SIGMADELTA 20 IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
HI7191IBZ-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ADC 24BIT SIGMADELTA 20 IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
HI7191IP 功能描述:IC ADC 24BIT PROGBL SER 20-PDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*