- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384416 > HI-8482S (HOLT INTEGRATED CIRCUITS INC) 384 MCELL 3 VOLT ZERO POWER ISP CPLD - NOT RECOMMENDED for NEW DESIGN PDF資料下載
參數(shù)資料
| 型號： | HI-8482S |
| 廠商： | HOLT INTEGRATED CIRCUITS INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 384 MCELL 3 VOLT ZERO POWER ISP CPLD - NOT RECOMMENDED for NEW DESIGN |
| 中文描述： | DUAL LINE RECEIVER, CQCC20 |
| 封裝： | CERAMIC, LCC-20 |
| 文件頁數(shù)： | 1/10頁 |
| 文件大?。?/td> | 676K |
| 代理商： | HI-8482S |
ARINC INPUTS
TEST INPUTS
OUTPUTS
V (A) - V (B)
TEST A
TEST B
OUT A
OUT B
Null
0
0
0
0
Zero
0
0
0
1
One
0
0
1
0
Don't Care
0
1
0
1
Don't Care
1
0
1
0
Don't Care
1
1
0
0
GENERALDESCRIPTION
TheHI-8482businterfaceunitisasilicongateCMOSde-
vice designed as a dual differential line receiver in accor-
dancewiththerequirementsoftheARINC429busspec-
ification. ThedevicetranslatesincomingARINC429sig-
nals to normal CMOS/TTL levels on each of its two inde-
pendentreceive channels. The HI-8482 is also function-
allyequivalenttotheFairchild/Raytheon RM3183.
The self-test inputs force the outputs to either a ZERO,
ONE, or NULL state for system tests. While in self-test
mode,theARINCinputsareignored.
All the ARINC inputs have built-in hysteresis to reject
noise that may be present on the ARINC bus. Additional
input noise filtering can also be accomplished with exter-
nalcapacitors.
The HI-8482 line receiver is one of several options of-
feredbyHoltIntegratedCircuitstointerfacetotheARINC
bus. Thedigitaldataprocessingforserial-to-parallelcon-
versionandclockrecoverycanbeaccomplishedwiththe
HI-6010,HI-8683orsimilardevices.
The HI-8482 is available in a variety of ceramic & plastic
packagesincluding SmallOutline (SOIC),
DIP&LeadlessChipCarrier(LCC).
Cerquad,
J-Lead PLCC,
FEATURES
!
!
!
!
!
!
Converts ARINC 429 levels to digital data
Direct replacement for the RM3183
Greater than 2 volt receiving hysteresis
TTL and CMOS outputs and test inputs
Military screening available
20-Pin SOIC, PLCC, CERQUAD. DIP &
LCC packages are available
PIN CONFIGURATIONS
(Top Views)
TRUTH TABLE
HI-8482J
HI-8482JT
20 - PIN
PLASTIC
J-LEAD PLCC
18 - IN1A
17 - CAP1B
16 - IN1B
15 - OUT1A
14 - GND
IN2B - 4
OUT2B - 5
IN2A - 6
CAP2A - 7
OUT2A - 8
February 2001
HI-8482PSI
HI-8482PST
20 - PIN
PLASTIC
SMALL
OUTLINE
(SOIC) - WB
20 - TESTB
19 - CAP1A
18 - IN1A
17 - CAP1B
16 - IN1B
15 - OUT1A
14 - GND
13 - N/C
12 - OUT1B
11 - +V
S
-V - 1
S
TESTA - 2
CAP2B - 3
IN2B - 4
OUT2B - 5
IN2A - 6
CAP2A - 7
OUT2A - 8
+V - 9
N/C - 10
L
HOLT INTEGRATED CIRCUITS
1
(DS8482 Rev. C)
02/01
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI-8482ST | 384 MCELL 3 VOLT ZERO POWER ISP CPLD - NOT RECOMMENDED for NEW DESIGN |
| HI-8482U | ARINC 429 DUAL LINE RECEIVER |
| HI-8482SM-01 | ARINC 429 DUAL LINE RECEIVER |
| HI-8581CJI | ARINC 429 LINE DRIVER AND DUAL RECEIVER |
| HI-8581CJT | ARINC 429 LINE DRIVER AND DUAL RECEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI-8482SM-01 | 制造商:Holt Integrated Circuits 功能描述:Line Receiver 2RX 20-Pin CLLCC |
| HI-8482ST | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:ARINC 429 DUAL LINE RECEIVER |
| HI-8482U | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:ARINC 429 DUAL LINE RECEIVER |
| HI-8482UT | 制造商:Holt Integrated Circuits 功能描述:Line Receiver 2RX 20-Pin CQUAD |
| HI-8483 | 制造商:HOLTIC 制造商全稱:Holt Integrated Circuits 功能描述:ARINC 429 Dual Line Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。