
King Billion Electronics Co., Ltd
駿
億
電
子
股
份
有
限
公
司
HE83R125
HE80000 Series
March 13, 2003
This specification is subject to change without notice. Please contact sales person for the latest version before use.
11
V1.0E
PRT110
PRT111
PRT112
PRT113
PRT114
PRT115
PRT116
PRT117
PRT110
PRT111
PRT112
PRT113
PRT114
PRT115
PRT116
PRT117
SEG8
SEG9
SEG10
SEG11
SEG12
SEG13
SEG14
SEG15
PRT140
PRT141
PRT142
PRT143
PRT144
PRT145
PRT146
PRT147
PRT140
PRT141
PRT142
PRT143
PRT144
PRT145
PRT146
PRT147
SEG16
SEG17
SEG18
SEG19
SEG20
SEG21
SEG22
SEG23
PRT150
PRT151
PRT152
PRT153
PRT154
PRT155
PRT156
PRT157
PRT150
PRT151
PRT152
PRT153
PRT154
PRT155
PRT156
PRT157
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
SEG31
PRT170
PRT171
PRT172
PRT173
PRT174
PRT175
PRT176
PRT177
PRT170
PRT171
PRT172
PRT173
PRT174
PRT175
PRT176
PRT177
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
MO_LIO11=0
MO_LIO11=1
MO_LIO14=0
MO_LIO14=1
MO_LIO15=0
MO_LIO15=1
MO_LIO17=0
MO_LIO17=1
10.
Timer1
The Timer1 consists of two 8-bit write-only preload registers T1H and T1L and 16-bit down counter. If
Timer1 is enabled, the counter will decrement by one with each incoming clock pulse. Timer1 interrupt
will be generated when the counter underflows - counts down to FFFFH. And the counter will be
automatically reloaded with the value of T1H and T1L.
The clock source of Timer1 is derived from slow clock “SCK” at dual clock or slow clock only mode.
And it comes from the fast clock “FCK” at fast clock only mode.
Please note that the interrupt is generated when counter counts from 0000H to FFFFH. If the value of
T1H and T1L is N, and count down to FFFFH, the total count is N+1. The content of counter is zero
when system resets. Once it is enabled to count at this moment, interrupt will be generated immediately
and value of T1H and T1L will be loaded since it counts to FFFFH. So the T1H and T1L value should be
set before enabling Timer1.