- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371797 > HDMP-0421 1.0625-1.25 GBd Single Port Bypass Circuit wirh CDR for Fibre Channel/Storage and GbE Applications PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-0421 |
| 英文描述： | 1.0625-1.25 GBd Single Port Bypass Circuit wirh CDR for Fibre Channel/Storage and GbE Applications |
| 中文描述： | 1.0625-1.25 GBd單端口旁路電路wirh的CDR的光纖通道/存儲(chǔ)和千兆以太網(wǎng)的應(yīng)用 |
| 文件頁(yè)數(shù)： | 4/12頁(yè) |
| 文件大?。?/td> | 177K |
| 代理商： | HDMP-0421 |
4
Pin Name
TO_NODE[0]+
Pin
20
Pin Type Pin Description
O-PECL
In CDR at entry configuration, this pin is the Serial Output
(TO_LOOP+). In other configurations, this pin is wired to the hard disk.
O-PECL
In CDR at entry configuration, this pin is the Serial Output
(TO_LOOP–). In other configurations, this pin is wired to the hard disk.
I-PECL
Input from Transceiver IC to Cell 1.
I-PECL
Input from Transceiver IC to Cell 1.
O-PECL
Output to Transceiver IC from Cell 1.
O-PECL
Output to Transceiver IC from Cell 1.
I-PECL
In CDR at entry configuration, this pin is the Serial Input
(FM_LOOP+). In other configurations, this pin is wired to the hard disk.
I-PECL
In CDR at entry configuration, this pin is the Serial Input
(FM_LOOP–). In other configurations, this pin is wired to the hard disk.
I-LVTTL
Bypass pin for cell 1. In CDR at exit configuration, float to HIGH else
ground connect through a 1 K
resistor.
I-LVTTL
Bypass pin for cell 0. In CDR at exit configuration, float to HIGH else
ground connect through a 1 K
resistor.
I-LVTTL
Reference Clock Input for Clock and Data Recovery (CDR) circuit.
C
PLL cap pin. Connected to pin 13 with a 0.1 microFarad capacitor.
C
PLL cap pin. Connected to pin 12 with a 0.1 microFarad capacitor.
O-LVTTL
Signal Detect via envelope detect method. In CDR at entry and at exit
cases, detects signal on incoming cable respectively. Active High when
signal is detected.
If (FM_NODE[0]+ –FM_NODE[0]–) >= 400 mV peak-to-peak, SD = 1
If 400 mV >= (FM_NODE[0]+ –FM_NODE[0]–) >= 100 mV,
SD = unpredictable
If 100 mV >= (FM_NODE[0]+ –FM_NODE[0]–), SD = 0
S
6, 7, 11, 18, 19 Ground pins.
S
Analog Power Supply pin.
S
Cell 1 High Speed Output Pins Power Supply.
S
Cell 0 High Speed Output Pins Power Supply.
S
Logic Power Supply pins.
TO_NODE[0]–
21
FM_NODE[1]+
FM_NODE[1]–
TO_NODE[1]+
TO_NODE[1]–
FM_NODE[0]+
02
01
05
04
23
FM_NODE[0]–
24
BYPASS[1]–
08
BYPASS[0]–
17
REFCLK
CPLL1
CPLL0
SD[1]
SD[0]
14
12
13
09
16
GND
V
CC
A
V
CC
HS
15
03
22
10
V
CC
Table 3. Pinout
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP1000 | Optoelectronic |
| HDMP-1002 | Receiver |
| HDMP-1004 | Transmitter |
| HDMP-1032A | 1.4 GBd Transmitter Chip with CIMT Encoder/Decoder and Variable Data Rate |
| HDMP-1034A | 1.4 GBd Receiver Chip with CIMT Encoder/Decoder and Variable Data Rate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-0422 | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
| HDMP-0422G | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
| HDMP-0440 | 制造商:AGILENT 制造商全稱(chēng):AGILENT 功能描述:Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops |
| HDMP-0450 | 制造商:Agilent Technologies 功能描述: |
| HDMP-0451 | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。