參數(shù)資料
型號: HD61830
廠商: Hitachi,Ltd.
英文描述: LCDC (LCD Timing Controller)
中文描述: LCDC(LCD定時控制器)
文件頁數(shù): 39/43頁
文件大小: 173K
代理商: HD61830
HD61830/HD61830B
39
HD61830B External RAM and ROM Interface (V
CC
= 5V
±
10%, GND = 0V, T
a
= –20 to +75
°
C)
Item
Symbol
Min
Typ
Max
Unit
Notes
MA0–MA15 delay time
t
DMA
t
HMA
t
DCE
t
HCE
t
DOE
t
HOE
t
DMD
t
HMDW
t
DWE
t
WWE
t
ZMDF
t
ZMDR
t
SRD
t
HRD
t
SMD
t
HMD
300
ns
1, 2, 3
MA0–MA15 hold time
CE
delay time
CE
hold time
OE
delay time
OE
hold time
40
ns
1, 2, 3
300
ns
1, 2, 3
40
ns
1, 2, 3
300
ns
1, 3
40
ns
1, 3
MD output delay time
150
ns
1, 3
MD output hold time
WE
delay time
WE
clock pulse width
10
ns
1, 3
150
ns
1, 3
150
ns
1, 3
MD output high impedance time (1)
10
ns
1, 3
MD output high impedance time (2)
50
ns
1, 3
RD data set-up time
50
ns
2
RD data hold time
40
ns
2
MD data set-up time
50
ns
2
MD data hold time
Notes: 1. RAM write timing
40
ns
2
T
1
T
2
T
3
T
1
t
HCE
0.6V
t
DMA
t
HMA
2.4V
0.6V
t
DMA
t
HMA
t
DOE
t
2.4V
0.6V
t
DOE
t
HOE
t
DWE
t
DWE
2.4V
0.6Vt
ZMDF
t
WWE
Valid
data
t
ZMDR
t
DMD
2.4V
0.6V
2.4V
0.6V
t
HMDW
0.7 V
CC
0.3 V
CC
(High impedance)
CR
CE
MA
0
–MA
15
OE
MD0–MD7
(output)
WE
T1: Memory data refresh timing for upper screen
T2: Memory data refresh timing for lower screen
T3: Memory read/write timing
相關(guān)PDF資料
PDF描述
HD61830B LCDC (LCD Timing Controller)
HD61830B00H LCDC (LCD Timing Controller)
HD6301X0 CMOS MCU
HD6301X0CP CMOS MCU
HD6301X0F CMOS MCU
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HD61830A00H 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:LCDC (LCD Timing Controller)
HD61830B 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:LCDC (LCD Timing Controller)
HD61830B00 制造商:HITCHI 功能描述:
HD61830B00H 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:LCDC (LCD Timing Controller)
HD61945MP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Phase-Locked Loop