- 您現在的位置：買賣IC網 > PDF目錄370463 > HD61202UFS (Hitachi,Ltd.) T-NPN-GEN PURP PWR AMP PDF資料下載
參數資料
| 型號： | HD61202UFS |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | T-NPN-GEN PURP PWR AMP |
| 中文描述： | 點陣液晶GraphicDisplay列驅動器 |
| 文件頁數： | 9/33頁 |
| 文件大小： | 197K |
| 代理商： | HD61202UFS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
HD61202U
824
Function of Each Block
Interface Control
I/O Buffer:
Data is transferred through 8 data bus lines (DB0–DB7).
DB7: MSB (most significant bit)
DB0: LSB (least significant bit)
Data can neither be input nor output unless
&6
to CS3 are in the active mode. Therefore, when
&6
to
CS3 are not in active mode it is useless to switch the signals of input terminals except
567
and ADC;
that is namely, the internal state is maintained and no instruction excutes. Besides, pay attention to
567
and ADC which operate irrespectively of
&6
to CS3.
Register:
Both input register and output register are provided to interface to an MPU whose speed is
different from that of internal operation. The selection of these registers depend on the combination of
R/W and D/I signals (Table 1).
1. Input register
The input register is used to store data temporarily before writing it into display data RAM.
The data from MPU is written into input register, then into display data RAM automatically by
internal operation. When
&6
to CS3 are in the active mode and D/I and R/W select the input register
as shown in Table 1, data is latched at the fall of the E signal.
2. Output register
The output register is used to store data temporarily that is read from display data RAM. To read out
the data from the output register,
&6
to CS3 should be in the active mode and both D/I and R/W
should be 1. With the read display data instruction, data stored in the output register is output while E
is high level. Then, at the fall of E, the display data at the indicated address is latched into the output
register and the address is increased by 1.
The contents in the output register are rewritten by the read display data instruction, but are held by
address set instruction, etc.
Therefore, the data of the specified address cannot be output with the read display data instruction
right after the address is set, but can be output at the second read of data. That is to say, one dummy
read is necessary. Figure 1 shows the MPU read timing.
Table 1
Register Selection
D/I
1
R/W
1
Operation
Reads data out of output register as internal operation (display data RAM
→
output register)
Writes data into input register as internal operation (input register
→
display
data RAM)
Busy check. Read of status data.
Instruction
1
0
0
0
1
0
相關PDF資料 |
PDF描述 |
|---|---|
| HD61202UTE | Dot Matrix Liquid Crystal GraphicDisplay Column Driver |
| HD61203U | (Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver) |
| HD61203UFS | (Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver) |
| HD61203UTE | (Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver) |
| HD614023S | CMOS 4 BIT SINGLE CHIP MICROCOMPUTER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HD61202UTE | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot Matrix Liquid Crystal GraphicDisplay Column Driver |
| HD61203 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD61203TFIA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| HD61203U | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver) |
| HD61203U_1 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot Matrix Liquid Crystal Graphic Display 64-Channel Common Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。