- 您現在的位置：買賣IC網 > PDF目錄371788 > HD3-6408-9 (HARRIS SEMICONDUCTOR) CMOS Asynchronous Serial Manchester Adapter (ASMA) PDF資料下載
參數資料
| 型號： | HD3-6408-9 |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 網絡接口 |
| 英文描述： | CMOS Asynchronous Serial Manchester Adapter (ASMA) |
| 中文描述： | DATACOM, MANCHESTER ENCODER/DECODER, PDIP24 |
| 文件頁數： | 5/11頁 |
| 文件大小： | 57K |
| 代理商： | HD3-6408-9 |
5-5
Decoder Operation
The Decoder requires a single clock with a frequency of 12
times the desired data rate applied at the DClock input. The
Manchester II coded data can be presented to the Decoder
in one of two ways. The BOI and BZI inputs will accept data
from a differential output comparator. The UDI input can only
accept noninverted Manchester II coded data (e.g. from
BOO of an Encoder through an inverter to UDI).
The Decoder is free running and continuously monitors its
data input lines for a valid sync character and two valid
Manchester data bits to start an output cycle. When a valid
sync is recognized (1), the type of sync is indicated by the
CDS output. If the sync character was a command, this out-
put will go high (2) and remain high for sixteen DSC periods
(3), otherwise it will remain low. The TD output will go high
and remain high (2) - (3) while the Decoder is transmitting
the decoded data through SDO.
The decoded data available at SDO is in a NRZ format. The
DSC is provided so that the decoded bits can be shifted into
an external register on every low-to-high transition of this
clock (2) - (3). Note that DECODER SHIFT CLOCK may
adjust its phase up until the time that TAKE DATA goes high.
After all sixteen decoded bits have been transmitted (3) the
data is checked for odd parity. A high on VW output (4) indi-
cates a successful reception of a word without any
Manchester or parity errors. At this time the Decoder is look-
ing for a new sync character to start another output
sequence. VALID WORD will go low approximately 20
DECODER SHIFT CLOCK periods after it goes high if not
reset low sooner by a valid sync and two valid Manchester
bits as shown (1).
At any time in the above sequence a high input on DR during
a low-to-high transition of DSC will abort transmission and ini-
tialize the Decoder to start looking for a new sync character.
2ND HALF
1ST HALF
0
1
2
3
4
5
6
7
8
16
17
18
19
SYNC
SYNC
15
15
14
13
12
11
10
14
13
12
11
10
2
1
0
P
2
1
0
P
15
14
13
12
4
3
2
1
0
VW
SDO
CDS
TD
BZI
BOI
DSC
TIMING
FROM PREVIOUS RECEPTION
UNDEFINED
2
1
3
4
HD-6408
相關PDF資料 |
PDF描述 |
|---|---|
| HD-6408 | CMOS Asynchronous Serial Manchester Adapter (ASMA) |
| HD14066BG | SPST Analog Switch |
| HD14066BP | SPST Analog Switch |
| HD146818AFP | Real-Time Clock |
| HD146818AP | Real-Time Clock |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HD3-6408-9Z | 功能描述:編碼器、解碼器、復用器和解復用器 W/ANNEAL MANCHESTER 1 25MHZ 24PDIP IND RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| HD3-6409-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| HD3-6409-9 | 功能描述:編碼器、解碼器、復用器和解復用器 MANCHESTER 1MHZ 20PDIP IND RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| HD3-6409-9+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Encoder/Decoder |
| HD3-6409-9Z | 功能描述:編碼器、解碼器、復用器和解復用器 W/ANNEAL MANCHESTER 1MHZ 20PDIP IND RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。