- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371788 > HD3-6402B-9 (INTERSIL CORP) CMOS Universal Asynchronous Receiver Transmitter (UART) PDF資料下載
參數(shù)資料
| 型號(hào)： | HD3-6402B-9 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS Universal Asynchronous Receiver Transmitter (UART) |
| 中文描述： | 1 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁(yè)數(shù)： | 4/7頁(yè) |
| 文件大?。?/td> | 154K |
| 代理商： | HD3-6402B-9 |
4
Transmitter Operation
The transmitter section accepts parallel data, formats the data
and transmits the data in serial form on the Transmitter Regis-
ter Output (TRO) terminal (See serial data format). Data is
loaded from the inputs TBR1-TBR8 into the Transmitter Buffer
Register by applying a logic low on the Transmitter Buffer
Register Load (TBRL) input (A). Valid data must be present at
least t
set
prior to and t
hold
following the rising edge of TBRL. If
words less than 8 bits are used, only the least significant bits
are transmitted. The character is right justified, so the least
significant bit corresponds to TBR1 (B).
The rising edge of TBRL clears Transmitter Buffer Register
Empty (TBRE). 0 to 1 Clock cycles later, data is transferred
to the transmitter register, the Transmitter Register Empty
(TRE) pin goes to a low state, TBRE is set high and serial
data information is transmitted. The output data is clocked
by Transmitter Register Clock (TRC) at a clock rate 16 times
the data rate. A second low level pulse on TBRL loads data
into the Transmitter Buffer Register (C). Data transfer to the
transmitter register is delayed until transmission of the cur-
rent data is complete (D). Data is automatically transferred to
the transmitter register and transmission of that character
begins one clock cycle later.
Receiver Operation
Data is received in serial form at the Receiver Register Input
(RRI). When no data is being received, RRI must remain
high. The data is clocked through the Receiver Register
Clock (RRC). The clock rate is 16 times the data rate. A low
level on Data Received Reset (DRR) clears the Data
Receiver (DR) line (A). During the first stop bit data is trans-
ferred from the Receiver Register to the Receiver Buffer
Register (RBR) (B). If the word is less than 8 bits, the
unused most significant bits will be a logic low. The output
character is right justified to the least significant bit RBR1. A
logic high on Overrun Error (OE) indicates overruns. An
overrun occurs when DR has not been cleared before the
present character was transferred to the RBR. One clock
cycle later DR is reset to a logic high, and Framing Error
(FE) is evaluated (C). A logic high on FE indicates an invalid
stop bit was received, a framing error. A logic high on Parity
Error (PE) indicates a parity error.
2
4
3
3
3
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
1
1
2
3
4
5
6
7
8
9
1
1
1
1
1
1
1
1
1
2
HD-6402
A
B
C
D
END OF LAST STOP BIT
1/2 CLOCK
0 TO 1 CLOCK
DATA
TBRL
TBRE
TRE
TRO
1
FIGURE 1. TRANSMITTER TIMING (NOT TO SCALE)
FIGURE 2. RECEIVER TIMING (NOT TO SCALE)
A
B
C
BEGINNING OF FIRST STOP BIT
7 1/2 CLOCK CYCLES
1 CLOCK CYCLE
RRI
RBR1-8, OE, PE
DRR
DR
FE
HD-6402
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HD3-6402R-9 | CMOS Universal Asynchronous Receiver Transmitter (UART) |
| HD-6402 | CMOS Universal Asynchronous Receiver Transmitter (UART) |
| HD-6402883 | CMOS Universal Asynchronous Receiver Transmitter (UART) |
| HD1-6406-2 | UART |
| HD4-6406-2 | UART |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD3-6402C-9 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HD36402R9 | 制造商:HARRIS SEMICONDUCTOR 功能描述: |
| HD3-6402R-9 | 功能描述:UART 接口集成電路 PERIPH UART 5V 2MHZ 40PDIP IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| HD3-6402R-9+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART |
| HD3-6402R-9Z | 功能描述:UART 接口集成電路 W/ANNEAL PERIPH UART 5V 2MHZ IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。