- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384395 > HCS74T (Intersil Corporation) Radiation Hardened Dual-D Flip-Flop with Set and Reset(抗輻射雙D觸發(fā)器（帶設(shè)置和復位）) PDF資料下載
參數(shù)資料
| 型號： | HCS74T |
| 廠商： | Intersil Corporation |
| 英文描述： | Radiation Hardened Dual-D Flip-Flop with Set and Reset(抗輻射雙D觸發(fā)器（帶設(shè)置和復位）) |
| 中文描述： | 雙輻射加固與設(shè)置和復位- D觸發(fā)器（抗輻射雙?觸發(fā)器（帶設(shè)置和復位）） |
| 文件頁數(shù)： | 1/3頁 |
| 文件大?。?/td> | 124K |
| 代理商： | HCS74T |
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
www.intersil.com or 407-727-9207
|
Copyright
Intersil Corporation 1999
Satellite Applications Flow (SAF) is a trademark of Intersil Corporation.
HCS74T
Radiation Hardened Dual-D Flip-Flop with
Set and Reset
Intersil’s Satellite Applications Flow
TM
(SAF) devices are fully
tested and guaranteed to 100kRAD total dose. These QML
Class T devices are processed to a standard flow intended
to meet the cost and shorter lead-time needs of large
volume satellite manufacturers, while maintaining a high
level of reliability.
The Intersil HCS74T is a Radiation Hardened Positive Edge
Triggered Flip-Flop with set and reset.
The HCS74T utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
Specifications
Specifications for Rad Hard QML devices are controlled by
the Defense Supply Center in Columbus (DSCC). The SMD
numbers listed below must be used when ordering.
Detailed Electrical Specifications for the HCS74T are
contained in SMD 5962-95782.
A “hot-link” is provided from
our website for downloading
.
www.intersil.com/spacedefense/newsafclasst.asp
Intersil’s Quality Management Plan (QM Plan), listing all
Class T screening operations, is also available on our
website.
www.intersil.com/quality/manuals.asp
Features
QML Class T, Per MIL-PRF-38535
Radiation Performance
- Gamma Dose (
γ
) 1 x 10
5
RAD(Si)
- Latch-Up Free Under Any Conditions, SOS Process
- SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
- Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-Day (Typ)
3 Micron Radiation Hardened SOS CMOS
Significant Power Reduction Compared to LSTTL ICs
DC Operating Voltage Range: 4.5V to 5.5V
Input Logic Levels
- V
IL
= 30% of V
CC
Max
- V
IH
= 70% of V
CC
Input Current Levels Ii
≤
5
μ
A at V
OL
, V
OH
Pinouts
HCS74T (SBDIP), CDIP2-T14
TOP VIEW
HCS74T (FLATPACK), CDFP3-F14
TOP VIEW
Ordering Information
ORDERING
INFORMATION
PART
NUMBER
TEMP.
RANGE
(
o
C)
5962R9578201TCC
HCS74DTR
-55 to 125
5962R9578201TXC
HCS74KTR
-55 to 125
NOTE:
Minimum order quantity for -T is 150 units through
distribution, or 450 units direct.
R1
D1
CP1
S1N
Q1
Q1N
GND
V
CC
R2N
D2
CP2
S2N
Q2
Q2N
1
2
3
4
5
6
7
14
13
12
11
10
9
8
14
13
12
11
10
9
8
2
3
4
5
6
7
1
R1
D1
CP1
S1
Q1
Q1
GND
V
CC
R2
D2
CP2
S2
Q2
Q2
Data Sheet
July 1999
File Number
4615.1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCTS02D | Radiation Hardened Quad 2-Input NOR Gate |
| HCTS02DMSR | Radiation Hardened Quad 2-Input NOR Gate |
| HCTS02K | Radiation Hardened Quad 2-Input NOR Gate |
| HCTS02KMSR | Radiation Hardened Quad 2-Input NOR Gate |
| HCTS02MS | Radiation Hardened Quad 2-Input NOR Gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HCS7HXB37C15 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Temperature Compensated Crystal Oscillators |
| HCS7HYA17C10 | 制造商:VECTRON 制造商全稱:Vectron International, Inc 功能描述:Temperature Compensated Crystal Oscillators |
| HCS86D | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Quad 2-Input Exclusive OR Gate |
| HCS86DMSR | 制造商:Intersil Corporation 功能描述:XOR GATE 4-ELEM 2-IN CMOS 14PIN SBCDIP - Rail/Tube |
| HCS86HMSR | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Quad 2-Input Exclusive OR Gate |
發(fā)布緊急采購，3分鐘左右您將得到回復。