- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296087 > HB28A896IA1 448M X 16 FLASH 5V PROM CARD, XMA68 PDF資料下載
參數(shù)資料
| 型號： | HB28A896IA1 |
| 元件分類： | PROM |
| 英文描述： | 448M X 16 FLASH 5V PROM CARD, XMA68 |
| 封裝： | CARD-68 |
| 文件頁數(shù)： | 3/47頁 |
| 文件大小： | 146K |
| 代理商： | HB28A896IA1 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
HB28A896IA1, HB28A512IA1
11
bit
Name
Function
7
1
This bit is set to "1".
6
LBA
LBA is a flag to select either Cylinder / Head / Sector (CHS) or
Logical Block Address (LBA) mode. When LBA=0, CHS mode is
selected. When LBA=1, LBA mode is selected. In LBA mode, the
Logical Block Address is interrupted as follows:
LBA07-LBA00: Sector number Register.
LBA15-LBA08: Cylinder low Register.
LBA23-LBA16: Cylinder high Register.
LBA27-LBA24: Head number in Device head register.
5
1
This bit is set to "1".
4
DEV (DEVice select)
This bit is used for selecting the Master (Device 0) and Slave
(Device 1) in Master/Slave organization.
3 to 0 Head number
This bit is used for selecting the Head number for the following
command. Bit 3 is MSB.
9. Status register: This register is read only register, and it indicates the disk status of command and reset
execution. Other bits are invalid when BSY bit is "1". When this register is read, H_INTRQ is negated.
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
BSY
DRDY
DWF
DSC
DRQ
CORR
IDX
ERR
bit
Name
Function
7
BSY (BuSY)
This bit is set when the disk internal operation is executing. When
this bit is set to "1", other bits in this register are invalid.
6
DRDY (Device ReaDY)
If this bit and DSC bit are set to "1", the disk is capable of receiving
the read or write or seek requests.
5
DWF (Device Write Fault)
This bit is set if this disk indicates the write fault status.
4
DSC (Device Seek Complete)
This bit is set when the device seek complete.
3
DRQ (Data ReQuest)
This bit is set when the information can be transferred between the
host and Data register. This bit is cleared when the disk receives
the other command.
2
CORR (CORRected data)
This bit is set when a correctable data error has been occurred and
the data has been corrected.
1
IDX (InDeX)
This bit is always set to "0".
0
ERR (ERRor)
This bit is set when the previous command has ended in some type
of error. The error information is set in Error register. This bit is
cleared by the next command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HB56A232BW-6C | 2M X 32 FAST PAGE DRAM MODULE, 60 ns, SMA72 |
| HB56U432SB-5N | 4M X 32 EDO DRAM MODULE, 50 ns, SMA72 |
| HBCC-471J-02 | 1 ELEMENT, 470 uH, FERRITE-CORE, GENERAL PURPOSE INDUCTOR |
| HBCC-1R2K-02 | 1 ELEMENT, 1.2 uH, FERRITE-CORE, GENERAL PURPOSE INDUCTOR |
| HBCC-1R2K-11 | 1 ELEMENT, 1.2 uH, FERRITE-CORE, GENERAL PURPOSE INDUCTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HB28B064A8H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Q&A on Hitachi CF and ATA Card Application Notes/Q&A |
| HB28B064A8HSR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC Memory CompactFlash /PC-ATA Standard Users Manual/Device |
| HB28B064C8C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Q&A on Hitachi CF and ATA Card Application Notes/Q&A |
| HB28B064C8H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC Memory CompactFlash /PC-ATA Standard Users Manual/Device |
| HB28B064C8HSR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Q&A on Hitachi CF and ATA Card Application Notes/Q&A |
發(fā)布緊急采購，3分鐘左右您將得到回復。