
5
FN4153.7
September 26, 2008
Output Capacitance
(Output Disabled)
B
25
-
3.5
-
pF
Power Supply Rejection Ratio
DC, VS = ±4.5V to ±5.5V, VIN = 0V
A
Full
45
53
-
dB
Digital Input Current (Note
5)VIN = 0V or 5V
A
Full
-
1
A
Digital Input Low Voltage
A
Full
-
0.8
V
Digital Input High Voltage
A
25
2.0
-
V
AFull
2.2
-
V
SER OUT Logic Low Voltage
Serial Mode, IOL = 1.6mA
A
Full
-
0.4
V
SER OUT Logic High Voltage
Serial Mode, IOH = -0.4mA
A
Full
3.0
-
V
AC CHARACTERISTICS (Note
4) CL = 5pF, VIN = 200mVP-P
B
25
-
120
-
MHz
CL = 5pF, VIN = 1VP-P
B25
-
70
-
MHz
CL = 5pF, VIN = 2VP-P
B25
-
50
-
MHz
VOUT = 4VP-P
B
25
-
200
-
V/s
All Hostile Crosstalk (Note
6)10MHz, VIN = 1VP-P, RL=1kΩ
B25
-
-55
-
dB
All Hostile Off-Isolation (Note
6)10MHz, VIN = 1VP-P
B25
-
70
-
dB
Differential Phase
NTSC or PAL, RL = 1kΩ
B
25
-
0.05
-
°
NTSC or PAL, RL ≥ 10kΩ
B
25
-
0.05
-
°
Differential Gain
NTSC or PAL, RL = 1kΩ
B
25
-
0.05
-
%
NTSC or PAL, RL≥10kΩ
B
25
-
0.02
-
%
TIMING CHARACTERISTICS (See Figure
3 for More Information
)
Write Pulse Width High (tWH)
A
Full
20
-
ns
Write Pulse Width Low (tWL)
A
Full
20
-
ns
Chip-Enable Setup Time to Write (tCS)A
Full
5
-
ns
Chip-Enable Hold Time From Write (tCH)A
Full
5
-
ns
Data and Address Setup Time to Write (tDS)
Parallel Mode
A
Full
20
-
ns
Serial Mode
A
Full
20
-
ns
Data and Address Hold Time from Write (tDH)
A
Full
25
-
ns
Latch Pulse Width (tL)
A
Full
40
-
ns
Latch Delay From Write (tD)
A
Full
40
-
ns
LATCH Edge to Output Disabled (tOFF)
Serial Mode
B
Full
-
30
-
ns
LATCH Edge to Output Enabled (tON)
Serial Mode
B
Full
-
185
-
ns
Output Break-Before-Make Delay (tON - tOFF)
Serial Mode
B
Full
-
155
-
ns
NOTES:
2. For the lowest crosstalk, and the best composite video performance, use RL ≥ 1kΩ.
3. Test Level: A. Production Tested; B. Typical or Established Limit Based on Characterization; C. Design Typical for Information Only.
4. See AC Test Circuits (Figure
6 through Figure
9).5. Excludes D1/SER OUT which is a bidirectional terminal and thus falls under the higher Output Leakage limit.
6. See “Typical Performance Curves” beginning on
page 11 for more information.
7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
Electrical Specifications
VSUPPLY = ±5V, AGND = DGND = 0V, RL = 400Ω (Note 2), Unless Otherwise Specified. (Continued)
PARAMETER
TEST CONDITIONS
TEST
LEVEL
(Note 3)
TEMP
(°C)
MIN
(Note 7)
TYP
MAX
(Note 7)
UNITS
HA456