參數(shù)資料
型號(hào)： GT28F320D18B120
英文描述： x16 Flash EEPROM
中文描述： x16閃存EEPROM
文件頁數(shù)： 52/83頁
文件大?。?/td> 836K
代理商： GT28F320D18B120
28F320D18
48
Product Preview
Different interface considerations need to be made when booting from 1.8 Volt Dual-Plane Flash
memory depending on whether or not the processor supports burst read operations at boot-up.
Case 1, the processor does not support burst read mode at boot-up, but rather boots up in
asynchronous page mode. This is the initial state of the flash memory, so no special design
considerations need to be made. After booting up, the processor can, if possible, configure the
flash memory for synchronous burst mode.
Case 2, the processor does support burst mode at boot-up. After return from reset, the flash
memory defaults to asynchronous read mode, which is inherently slower than synchronous
burst mode. External interface logic will be needed to inform the processor of this, and to
insert wait states to match the flash memory’s timing with the processor’s timing. This logic is
only necessary until the processor has a chance to switch the memory device to synchronous
burst mode, at which time the external logic must be notified of this change. This can be
accomplished via a write-able register within the system wait-state logic or via a general
purpose I/O (GPIO) pin. The GPIO pin may operate as an input into the system logic.
7.3.5
Signal Generation
Other than address and data pins, 1.8 Volt Dual-Plane Flash memory has several control pins as
well. This section will cover these pins and how to generate these signals.
ADV# can be derived from the processor’s transaction start signal. If the processor does not
have this type of signal, other standard CPU control signals can be used to control ADV#. The
key characteristic of this signal is that it must toggle to inform the device to latch a new
address. If this signal is not used, in asynchronous page mode only, then CE# must toggle to
inform the flash memory of a new address.
CLK can be derived from the processor’s memory clock output. If the processor does not
supply this control signal to the memory subsystem, the signal can be received from the clock
signal generator through a clock buffer. This buffer minimizes clock load and skew. The clock
signal must have a period of at least 25 ns.
Figure 20
illustrates different clock options.
Figure 20. Different Clock Options
CPU
Clock
Clock
Buffer
MCLK
INCLK
CLK option 1
CPU provides
a system CLK output
CLK option 2
CPU does not provide
a system CLK output
相關(guān)PDF資料
PDF描述
GT3-20DP-2.5DSA Antenna, Sensor, and Communications Trunk Line Connections
GT3TK-36DP-DSA Antenna, Sensor, and Communications Trunk Line Connections
GT3TK-48TP-DS Antenna, Sensor, and Communications Trunk Line Connections
GT3-16DP-2.5DSA Antenna, Sensor, and Communications Trunk Line Connections
GT3B-16DP-2.5DSA Antenna, Sensor, and Communications Trunk Line Connections
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT28F320S3-100 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile⑩ MEMORY FAMILY
GT28F320S3-120 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY
GT28F320W18BC60 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel? Wireless Flash Memory
GT28F320W18BC80 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel? Wireless Flash Memory
GT28F320W18BD60 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel㈢ Wireless Flash Memory
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*