- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385344 > GS9062-CF (Gennum Corporation) GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer PDF資料下載
參數(shù)資料
| 型號： | GS9062-CF |
| 廠商： | Gennum Corporation |
| 英文描述： | GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer |
| 中文描述： | GS9062的HD - LINX進(jìn)程，商標(biāo)第二SD - SDI和DVB - ASI在內(nèi)串行器 |
| 文件頁數(shù)： | 6/46頁 |
| 文件大?。?/td> | 473K |
| 代理商： | GS9062-CF |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
GS9062 Data Sheet
22209 - 5
May 2005
6 of 46
1.2 Pin Descriptions
Table 1-1: Pin Descriptions
Pin
Number
Name
Timing
Type
Description
1
CP_VDD
–
Power
Power supply connection for the charge pump. Connect to +3.3V
DC analog.
2
PD_GND
–
Power
Ground connection for the phase detector. Connect to analog
GND.
3
PD_VDD
–
Power
Power supply connection for the phase detector. Connect to
+1.8V DC analog.
4, 6 – 8,
10 – 11,
14 – 17, 31,
70 – 71
NC
–
–
No connect.
5
RSV
–
–
Reserved – connect to analog ground.
9
DVB_ASI
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
When set HIGH in conjunction with SMPTE_BYPASS = LOW,
the device will be configured to operate in DVB-ASI mode.
When set LOW, the device will not support the encoding of
received DVB-ASI data.
12
20bit/10bit
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to select the input data bus width in SMPTE or
Data-Through modes. This signal is ignored in DVB-ASI mode.
When set HIGH, the parallel input will be 20-bit demultiplexed
data.
When set LOW, the parallel input will be 10-bit multiplexed data.
13
IOPROC_EN/DIS
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to enable or disable I/O processing features.
When set HIGH, the following I/O processing features of the
device are enabled:
EDH Packet Generation and Insertion
SMPTE 352M Packet Generation and Insertion
ANC Data Checksum Calculation and Insertion
TRS Generation and Insertion
Illegal Code Remapping
To enable a subset of these features, keep IOPROC_EN/DIS
HIGH and disable the individual feature(s) in the
IOPROC_DISABLE register accessible via the host interface.
When set LOW, the I/O processing features of the device are
disabled, regardless of whether the features are enabled in the
IOPROC_DISABLE register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9062-CFE3 | GS9062 HD-LINX-TM II SD-SDI and DVB-ASI Serializer |
| GS9064-CKD | GS9064 SD SDI Adaptive Cable Equalizer |
| GS9064-CKDE3 | GS9064 SD SDI Adaptive Cable Equalizer |
| GS9064A | GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9064ACKDE3 | GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9062-CFE3 | 制造商:Semtech Corporation 功能描述:Dual Standard Serializer 80-Pin LQFP 制造商:Semtech Corporation 功能描述:Transmitter for SD-SDI & DVB-ASI |
| GS9064 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| GS9064A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9064ACKDE3 | 制造商:Semtech Corporation 功能描述:Adaptive Cable Equalizer. High-speed BiCMOS integrated circuit. 16-Pin SOIC 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
| GS9064ACTDE3 | 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。