- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370390 > GS9022ACPJ Peripheral IC PDF資料下載
參數(shù)資料
| 型號： | GS9022ACPJ |
| 英文描述： | Peripheral IC |
| 中文描述： | 外圍芯片 |
| 文件頁數(shù)： | 3/30頁 |
| 文件大?。?/td> | 445K |
| 代理商： | GS9022ACPJ |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
19922 - 2
3
G
AC ELECTRICAL CHARCTERISTICS
V
DD
= 5.0 V, T
A
= 0 - 70
°
C unless otherwise shown.
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
NOTES
Serial Input Clock
Frequency
SCI
-
-
540
MHz
Serial Data Input
Setup Time
t
SS
600
-
-
ps
1
Serial Data Input Hold
Time
t
SH
600
-
-
ps
1
Serial Data Output
Duty Cycle Distortion
-
5
-
%
Serial Output Jitter
540Mb/s at eye crossing
-
360
-
ps p-p
Serial Data Output
Rise Time
-
600
-
ps
Parallel Clock Output
Jitter
27MHz at 50% voltage
level
-
700
-
ps p-p
Input Timing
t
1
20
-
-
ns
2
t
2
-
-
9
ns
2
Output Delay Time
t
OD
with 25pF loading
T/2
-
T/2+7
ns
3
Output Hold Time
t
OH
with 25pF loading
T/2-3
-
-
ns
3
Output Setup Time
t
OS
with 25pF loading
T/2-7
-
-
ns
3
Flag Port Disable Time
t
FDIS
with 25pF loading
-
-
T/2+0.5
ns
Flag Port Enable Time
t
FEN
with 25pF loading
-
-
T/2+1
ns
I
2
C Clock Frequency
SCL
-
-
400
kHz
Host Interface Setup
Time
t
HS
6
-
-
ns
4
Host Interface Hold
Time
t
HH
6
-
-
ns
4
Host Interface Output
Enable Time
t
HEN
with 25pF loading
-
-
21
ns
4
Host Interface Output
Disable Time
t
HDIS
with 25pF loading
-
-
10
ns
4
Reset Time Pulse
Width
t
RESET
100
-
-
ns
NOTES
1. The serial clock rising edge should occur at the centre of the data period for optimum performance. (See Figure 1)
2. Since the GS9020A does not have a parallel clock input, it is not possible to define timing details relative to it. Instead the
GS9020A has a parallel clock output and all timing information is relative to PCLKOUT. The flag port pins (FL[4:0], F_R/W,
S[1:0]) are the only inputs where the timing details are important. The timing requirements are shown in Figure 2.
3. These times are relative to the rising edge of PCLKOUT as shown in Figure 3. Note that the data transitions at the falling
edge of PCLKOUT. T is the parallel clock period in ns.
4. The Host Interface signals, P[7:0], R/W, A/D and CS are asynchronous to the parallel clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS9022ACTJ | Peripheral IC |
| GS9022-CJP | SMPTE |
| GS9023A | SD Embedded Audio CODEC |
| GS9025 | GENLINX II Serial Digital Receiver |
| GS9032 | 143-540Mb/s Serializer for SDI and DVB-ASI. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9022ACPJE3 | 制造商:Semtech Corporation 功能描述:Digital Video Serializer 28-Pin PLCC |
| GS9022ACTJ | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GENLINXTM GS9022A Digital Video Serializer |
| GS9022ACTJE3 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GENLINXTM GS9022A Digital Video Serializer |
| GS9022-CJP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMPTE |
| GS9022-CPJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Video Serializer |
發(fā)布緊急采購，3分鐘左右您將得到回復。