- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223866 > GS8662T06BD-350T (GSI TECHNOLOGY) 8M X 8 DDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8662T06BD-350T |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 8M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 5/33頁 |
| 文件大小： | 651K |
| 代理商： | GS8662T06BD-350T |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 3/2011
13/33
2011, GSI Technology
GS8662T20/38BD-550/500/450/400/350
GS8662T06/11BD-500/450/400/350
Burst of 2 State Diagram
Power-Up
NOP
Load New
Address
DDR Read
DDR Write
LOAD
READ
WRITE
LOAD
Notes:
1. The internal address burst counter is a 1 bit counter (i.e., when first address is A0, next internal burst address is A0+1).
2. “READ” refers to read active status with R/W = High, “WRITE” refers to write inactive status with R/W = Low.
3. “LOAD” refers to read new address active status with LD = Low, “LOAD” refers to read new address inactive status with LD = High.
LOAD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8672Q38BE-500I | 2M X 36 QDR SRAM, 0.45 ns, PBGA165 |
| GS880F32AGT-5.5IT | 256K X 32 CACHE SRAM, 5.5 ns, PQFP100 |
| GS880F32BGT-7IT | 256K X 32 CACHE SRAM, 7 ns, PQFP100 |
| GSAA07C-Q01 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
| GSAC36C-6Q02 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8662T06BD-450 | 制造商:GSI Technology 功能描述:GS8662T06BD-450 - Trays |
| GS8662T06BD-500 | 制造商:GSI Technology 功能描述:GS8662T06BD-500 - Trays |
| GS8662T06BD-550 | 制造商:GSI Technology 功能描述:GS8662T06BD-550 - Trays |
| GS8662T07BD-450 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8662T08BD-400 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。