參數(shù)資料
型號: GS8644V72C-150
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
中文描述: 1M X 72 CACHE SRAM, 7.5 ns, PBGA209
封裝: 14 X 22 MM, 1 MM PITCH, BGA-209
文件頁數(shù): 16/40頁
文件大?。?/td> 843K
代理商: GS8644V72C-150
Product Preview
GS8644V18(B/E)/GS8644V36(B/E)/GS8644V72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 11/2004
16/40
2003, GSI Technology
Simplified State Diagram with G
First Write
First Read
Burst Write
Burst Read
Deselect
R
W
CR
CW
X
X
W
R
R
W
R
X
X
X
CR
R
CW
CR
CR
W
CW
W
CW
Notes:
1.
2.
The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of G.
Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from read cycles to write cycles without passing
through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
Transitions shown in grey tone assume G has been pulsed high long enough to turn the RAM’s drivers off and for incoming data to meet
Data Input Set Up Time.
3.
相關PDF資料
PDF描述
GS8644V72C-150I 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V72C-166 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V72C-166I 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644V72C-200 4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs
GS8644Z18E-133IV 72Mb Pipelined and Flow Through Synchronous NBT SRAM
相關代理商/技術參數(shù)
參數(shù)描述
GS8644V72C-150I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 1MX72 7.5NS/3.3NS 209BGA - Trays
GS8644V72C-166 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 1MX72 7NS/2.9NS 209BGA - Trays
GS8644V72C-166I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 1MX72 7NS/2.9NS 209BGA - Trays
GS8644V72C-200 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 1MX72 6.5NS/2.8NS 209BGA - Trays
GS8644V72C-200I 制造商:GSI 制造商全稱:GSI Technology 功能描述:4M x 18, 2M x 36, 1M x 72 72Mb S/DCD Sync Burst SRAMs