參數(shù)資料
型號: GS8322ZV72GC-200I
廠商: GSI TECHNOLOGY
元件分類: DRAM
英文描述: 36Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 512K X 72 ZBT SRAM, 7.5 ns, PBGA209
封裝: 14 X 22 MM, 1 MM PITCH, LEAD FREE, BGA-209
文件頁數(shù): 26/39頁
文件大?。?/td> 975K
代理商: GS8322ZV72GC-200I
Instruction Register
ID Code Register
·
31 30 29
Boundary Scan Register
0
1
2
0
· · ·
1
2
0
Bypass Register
TDI
TDO
TMS
TCK
Test Access Port (TAP) Controller
1
·
1
0
·
·
·
·
·
·
·
·
·
Control Signals
·
GS8322ZV18(B/E)/GS8322ZV36(B/E)/GS8322ZV72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03a 2/2006
26/39
2002, GSI Technology
JTAG TAP Block Diagram
Identification (ID) Register
The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in
Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM.
It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the
controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.
相關PDF資料
PDF描述
GS8322ZV72GC-225 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322ZV72GC-225I 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322ZV72GC-250 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322ZV72GC-250I 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8322ZV18E-166 36Mb Pipelined and Flow Through Synchronous NBT SRAM
相關代理商/技術參數(shù)
參數(shù)描述
GS8324Z36B-133 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 36MBIT 1MX36 10NS/4NS 119FBGA - Trays
GS8324Z36B-200I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 36MBIT 1MX36 7.5NS/3NS 119FBGA - Trays
GS8324Z72C200 制造商:G.S.I. 功能描述:
GS8342D06BD-350 制造商:GSI Technology 功能描述:165 FBGA - Bulk
GS8342D06BD-500 制造商:GSI Technology 功能描述:165 FBGA - Bulk