• <tr id="mbr8t"><tt id="mbr8t"><acronym id="mbr8t"></acronym></tt></tr><nobr id="mbr8t"><span id="mbr8t"></span></nobr>
      • <ins id="mbr8t"><label id="mbr8t"><input id="mbr8t"></input></label></ins>
        參數(shù)資料
        型號: GS820E32AT-6
        英文描述: x32 Fast Synchronous SRAM
        中文描述: X32號,快速同步SRAM
        文件頁數(shù): 6/23頁
        文件大小: 649K
        代理商: GS820E32AT-6
        Rev: 1.08 2/2001
        Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
        6/23
        2000, Giga Semiconductor, Inc.
        GS82032AT/Q-200/180/166/133/100
        Synchronous Truth Table
        Operation
        Address
        Used
        State
        Diagram
        Key
        5
        X
        X
        X
        R
        R
        W
        CR
        CR
        CW
        CW
        E
        1
        E
        2
        ADSP
        ADSC
        ADV
        W
        3
        DQ
        4
        Deselect Cycle, Power Down
        Deselect Cycle, Power Down
        Deselect Cycle, Power Down
        Read Cycle, Begin Burst
        Read Cycle, Begin Burst
        Write Cycle, Begin Burst
        Read Cycle, Continue Burst
        Read Cycle, Continue Burst
        Write Cycle, Continue Burst
        Write Cycle, Continue Burst
        Read Cycle, Suspend Burst
        Read Cycle, Suspend Burst
        Write Cycle, Suspend Burst
        Write Cycle, Suspend Burst
        Notes:
        1.
        X = Don’t Care, H = High, L = Low
        2.
        E = T (True) if E
        2
        = 1 and E
        3
        = 0; E = F (False) if E
        2
        = 0 or E
        3
        = 1
        3.
        W = T (True) and F (False) is defined in the Byte Write Truth Table preceding
        4.
        G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown
        as “Q” in the Truth Table above).
        5.
        All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish
        basic synchronous or synchronous burst operations and may be avoided for simplicity.
        6.
        Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See
        BOLD
        items above.
        7.
        Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See
        ITALIC
        items above.
        None
        None
        None
        External
        External
        External
        Next
        Next
        Next
        Next
        Current
        Current
        Current
        Current
        H
        L
        L
        L
        L
        L
        X
        H
        X
        H
        X
        H
        X
        H
        X
        F
        F
        T
        T
        T
        X
        X
        X
        X
        X
        X
        X
        X
        X
        L
        H
        L
        H
        H
        H
        X
        H
        X
        H
        X
        H
        X
        L
        X
        L
        X
        L
        L
        H
        H
        H
        H
        H
        H
        H
        H
        X
        X
        X
        X
        X
        X
        L
        L
        L
        L
        H
        H
        H
        H
        X
        X
        X
        X
        F
        T
        F
        F
        T
        T
        F
        F
        T
        T
        High-Z
        High-Z
        High-Z
        Q
        Q
        D
        Q
        Q
        D
        D
        Q
        Q
        D
        D
        相關(guān)PDF資料
        PDF描述
        GS820E32AT-6I x32 Fast Synchronous SRAM
        GS820E32AT-6IT x32 Fast Synchronous SRAM
        GS820E32AT-6T x32 Fast Synchronous SRAM
        GS820H32Q100 x32 Fast Synchronous SRAM
        GS820H32Q100I x32 Fast Synchronous SRAM
        相關(guān)代理商/技術(shù)參數(shù)
        參數(shù)描述
        GS820E32AT-6I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM
        GS820E32AT-6IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM
        GS820E32AT-6T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM
        GS820E32Q-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM
        GS820E32Q-117 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM