- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296050 > GS82032AT-4I (GSI TECHNOLOGY) 64K X 32 CACHE SRAM, 10 ns, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | GS82032AT-4I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 64K X 32 CACHE SRAM, 10 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 9/22頁 |
| 文件大?。?/td> | 750K |
| 代理商： | GS82032AT-4I |
GS82032AT-180/166/150/133/100/66/4/5/6
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.13 1/2009
17/22
2000, GSI Technology
Sleep Mode Timing
Application Tips
Single and Dual Cycle Deselect
SCD devices force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with the output
drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there
will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on
dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address
boundary crossings), but greater care must be exercised to avoid excessive bus contention.
tZZR
tZZH
tZZS
Hold
Setup
tKL
tKH
tKC
CK
ADSP
ADSC
ZZ
相關PDF資料 |
PDF描述 |
|---|---|
| GS8342S36AE-200S | 1M X 36 DDR SRAM, 0.45 ns, PBGA165 |
| GS880Z18CT-250IVT | 512K X 18 ZBT SRAM, QFP100 |
| GSIB6A20 | 2.8 A, 200 V, SILICON, BRIDGE RECTIFIER DIODE |
| GT25C32-2UDLI-TR | 4K X 8 SPI BUS SERIAL EEPROM, DSO8 |
| GT3020/L2C-B45562C4CB2/2T | SINGLE COLOR LED, COOL WHITE, 2.7 mm |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS82032AT5 | 制造商:GSI Technology 功能描述: |
| GS82032AT-5 | 制造商:GSI Technology 功能描述: |
| GS82032AT-5I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM |
| GS82032AT-5IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| GS82032AT-5T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。