- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296050 > GS8182S18BD-300I (GSI TECHNOLOGY) 1M X 18 DDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS8182S18BD-300I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 1M X 18 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 8/37頁 |
| 文件大小： | 564K |
| 代理商： | GS8182S18BD-300I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
GS8182S08/09/18/36BD-400/375/333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03b 6/2010
16/37
2007, GSI Technology
HSTL I/O DC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
DC Input Logic High
VIH (dc)
VREF + 0.1
VDDQ + 0.3
mV
1, 4
DC Input Logic Low
VIL (dc)
–0.3
VREF – 0.1
mV
1, 3
Notes:
1. Compatible with both 1.8 V and 1.5 V I/O drivers.
2. These are DC test criteria. DC design criteria is VREF ± 50 mV. The AC VIH/VIL levels are defined separately for measuring timing
parameters.
3. VIL (Min) DC = –0.3 V, VIL(Min) AC = –1.5 V (pulse width ≤ 3 ns)
4. VIH (Max) DC = VDDQ + 0.3 V, VIH(Max) AC = VDDQ + 0.85 V (pulse width ≤ 3 ns)
HSTL I/O AC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
AC Input Logic High
VIH (ac)
VREF + 0.2
—
mV
2, 3
AC Input Logic Low
VIL (ac)
—
VREF – 0.2
mV
2, 3
VREF Peak-to-Peak AC Voltage
VREF (ac)
—
5% VREF (DC)
mV
1
Notes:
1. The peak-to-peak AC component superimposed on VREF may not exceed 5% of the DC component of VREF.
2. To guarantee AC characteristics, VIH,VIL, Trise, and Tfall of inputs and clocks must be within 10% of each other.
3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.
20% tKHKH
VSS – 1.0 V
50%
VSS
VIH
Undershoot Measurement and Timing
Overshoot Measurement and Timing
20% tKHKH
VDD + 1.0 V
50%
VDD
VIL
Capacitance
oC, f = 1 MHZ, V
DD = 3.3 V)
Parameter
Symbol
Test conditions
Typ.
Max.
Unit
Input Capacitance
CIN
VIN = 0 V
4
5
pF
Output Capacitance
COUT
VOUT = 0 V
6
7
pF
Note:
This parameter is sample tested.
(TA = 25
相關PDF資料 |
PDF描述 |
|---|---|
| GS8182T08GBD-167IT | 2M X 8 DDR SRAM, 0.5 ns, PBGA165 |
| GS82032AT-4I | 64K X 32 CACHE SRAM, 10 ns, PQFP100 |
| GS8342S36AE-200S | 1M X 36 DDR SRAM, 0.45 ns, PBGA165 |
| GS880Z18CT-250IVT | 512K X 18 ZBT SRAM, QFP100 |
| GSIB6A20 | 2.8 A, 200 V, SILICON, BRIDGE RECTIFIER DIODE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS8182S18D-250 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 18MBIT 1MX18 0.45NS 165FBGA - Trays |
| GS8182S18D-250I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 18MBIT 1MX18 0.45NS 165FPBGA - Trays |
| GS8182S36BD-167 | 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays |
| GS8182S36BD-167I | 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays |
| GS8182S36BD-200 | 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。