- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382984 > G570S4 (Electronic Theatre Controls, Inc.) Dual-Slot PCMCIA/CardBus Power Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | G570S4 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Dual-Slot PCMCIA/CardBus Power Controller |
| 中文描述： | 雙插槽的PCMCIA / CardBus電源控制器 |
| 文件頁(yè)數(shù)： | 5/14頁(yè) |
| 文件大?。?/td> | 217K |
| 代理商： | G570S4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Ver 1.0
Nov 09, 2000
TEL: 886-3-5788833
http://www.gmt.com.tw
5
G570
Global Mixed-mode Technology Inc.
Parameter Measurement Information
Figure 1. Test Circuits and Voltage Waveforms
Table of Timing Diagrams
Note:Data is clocked in on the positive leading edge of the clock. The latch should occur before the next
positive leading edge of the clock. For definition of D0 to D8, see the control logic table.
Figure 2. Serial-Interface Timing
V
DD
GND
50%
90%
t
off
t
on
10%
V
I(12V)
GND
LATCH
V
O(xVPP)
V
PP
C
L
VOLTAGE WAVEFORMS
LOAD CIRCUIT
V
DD
GND
50%
90%
t
off
t
on
10%
V
I(5V)
GND
LATCH
V
O(xVCC)
V
CC
C
L
VOLTAGE WAVEFORMS
LOAD CIRCUIT
D7
D8
D6
D5
D4
D3
D2
D1
D0
DATA
LATCH
CLOCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| G570SA | Dual-Slot PCMCIA/CardBus Power Controller |
| G571 | Single-Slot PCMCIA/CardBus Power Controllers |
| G571S1 | Single-Slot PCMCIA/CardBus Power Controllers |
| G571SZ | CAP TANT 100 UF 16V 7343 |
| G5LE-1-ASI | PCB Relay |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| G570SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual-Slot PCMCIA/CardBus Power Controller |
| G571 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Slot PCMCIA/CardBus Power Controllers |
| G57102000A000G | 制造商:SL Power Electronics 功能描述:- Bulk |
| G57121500A000G | 制造商:SL Power Electronics 功能描述:- Bulk |
| G57121700A000G | 制造商:SL Power Electronics 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。